From: Mike LaBonte ([email protected])
Date: Wed Mar 07 2001 - 21:42:33 PST
Bhavesh,
I would recommend running logic patterns for data and address, even if
you do it for only one signal at a time. As long as there is enough
charge storage on the net to make a measurable difference one edge later,
the possibility of pattern dependent ISI should be investigated. I
don't think you can run your data at any regular frequency and rest
assured that all bases are covered.
There are SI tools that will apply random patterns or patterns that you
determine.
Mike LaBonte
"Patel, Bhavesh" wrote:
>
> Hi! I had a question regarding simulations of address and data bus at
> particular frequencies. Say, if the chip is being clocked at 166Mhz do we do
> simulations of the address and data bus to the chip at 166Mhz or do we do it
> at half the clock frequency.? What would give an approx real world scenario,
> simulation at the clock frequency or half the clock frequency?
>
> Thanks
> Bhavesh
>
> **** To unsubscribe from si-list or si-list-digest: send e-mail to
> [email protected]. In the BODY of message put: UNSUBSCRIBE
> si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
> si-list archives are accessible at http://www.qsl.net/wb6tpu
> ****
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:08 PDT