From: Fasig, Jonathan L. ([email protected])
Date: Mon Mar 05 2001 - 06:14:09 PST
Another viewpoint: reset signals are usually active low because you
frequently need them to be well behaved during power-on and power-off
events, when the dc supplies for the circuit are not stable. While it may
be difficult (depending on the logic families used) to generate a good
low-active reset during a power transient, you can see that it would be
impossible to generate a good high-active reset when the power supplies were
below the high logic threshold.
Power-on reset generator circuits can be interesting things to design
because you want them to always give the correct answer, even when their own
power supply is off or below the normal operating point. Years ago
designers sometimes used depletion-mode JFETs to ensure the PowerOnReset
signal was active (low) when the logic supplies were below spec. Today
several IC suppliers offer power supply monitors that work reliably with
supplies as low as a few tenths of a volt. What the logic circuits do at
these supply voltages is up to the logic designer, but at least the -POR
signal will be well behaved. With active-high reset signals you wouldn't
have a prayer.
Regards,
jf
-----Original Message-----
From: selvaraj subramanian [mailto:[email protected]]
Sent: Sunday, March 04, 2001 10:07 PM
To: [email protected]
Subject: [SI-LIST] : Why all reset signals are active low?
Hello,
Why all reset signals are active low?
Can anyone suggest me on this regard.
Which one will be preferrable (active low reset or active high reset) and
why?
thanks in advance.
regards,
Selva
**** To unsubscribe from si-list or si-list-digest: send e-mail to
[email protected]. In the BODY of message put: UNSUBSCRIBE
si-list or UNSUBSCRIBE si-list-digest, for more help, put HELP.
si-list archives are accessible at http://www.qsl.net/wb6tpu
****
This archive was generated by hypermail 2b29 : Thu Jun 21 2001 - 10:11:07 PDT