


TYPES SN74LS646 THRU SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS

D2661, DECEMBER 1982 - REVISED DECEMBER 1983

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil Wide DIPs (NT) and Plastic Small Outline (DW)
- Dependable Texas Instruments Quality and Reliability


DEVICE	OUTPUT	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting

SN74LS* ... DW OR NT PACKAGE
(TOP VIEW)




description

These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.



(21) (3) (1) (23) (2) (22)
 \bar{G} DIR CAB CBA SAB SBA
 L L X H or L X L

REAL-TIME TRANSFER
BUS B TO BUS A



(21) (3) (1) (23) (2) (22)
 \bar{G} DIR CAB CBA SAB SBA
 L H H or L X L X


REAL-TIME TRANSFER
BUS A TO BUS B

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


 **TEXAS
INSTRUMENTS**

TYPES SN74LS646 THRU SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS



(21)	(3)	(1)	(23)	(2)	(22)
\bar{G}	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM
A, B, OR A AND B



(21)	(3)	(1)	(23)	(2)	(22)
\bar{G}	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	H
L	H	X	X	H	X

TRANSFER
STORED DATA
TO A OR B

Enable (\bar{G}) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable \bar{G} is active (low). In the isolation mode (control \bar{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN74[†] family is characterized for operation from 0° to 70°C.



FUNCTION TABLE

INPUTS						DATA I/O [†]		OPERATION OR FUNCTION	
\bar{G}	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	LS646, LS647	LS648
X	X	↑	X	X	X	Input	Not specified	Store A, B unspecified	Store A, B unspecified
X	X	X	↑	X	X	Not specified	Input	Store B, A unspecified	Store B, A unspecified
H	X	↑	↑	X	X	Input	Input	Store A and B Data	Store A and B Data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	X	H or L	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time \bar{B} Data to A Bus
L	L	X	X	X	H	Output	Input	Stored B Data to A Bus	Stored \bar{B} Data to A Bus
L	H	H or L	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time \bar{A} Data to B Bus
L	H	X	X	H	X	Input	Output	Stored A Data to B Bus	Stored \bar{A} Data to B Bus

[†] The data output functions may be enabled or disabled by various signals at the \bar{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

TYPES SN74LS646 THRU SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS





logic diagrams (positive logic)



Pin numbers shown on logic notation are for DW or NT packages.



**TYPES SN74LS646 THRU SN74LS648
OCTAL BUS TRANSCEIVERS AND REGISTERS**

schematics of inputs and outputs



TYPES SN74LS646, SN74LS647 OCTAL BUS TRANSCEIVERS AND REGISTERS


logic symbols



Pin numbers shown on logic notation are for DW or NT packages.

TYPES SN74LS648
OCTAL BUS TRANSCEIVERS AND REGISTERS

logic symbols (continued)



Pin numbers shown on logic notation are for DW or NT packages.

TYPES SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN74LS646, SN74LS648	0°C to 70°C
Storage temperature range	- 65°C to 150°C

recommended operating conditions

		SN74LS646/648			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.6	V
I_{OH}	High-level output current			- 15	mA
I_{OL}	Low-level output current			24	mA
t_w	Pulse duration	CBA or CAB high	15		ns
		CBA or CAB low	30		
		Data high or low	30		
t_{su}	Setup time before CAB† or CBA †	A or B	15		ns
t_h	Hold time after CAB† or CBA †	A or B	0		ns
T_A	Operating free-air temperature	0	70		C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN74LS646/648		UNIT	
			MIN	TYP‡		MAX
V_{IK}		$V_{CC} = \text{MIN}, I_I = - 18 \text{ mA}$		- 1.5	V	
Hysteresis ($V_{T+} - V_{T-}$)	A or B input	$V_{CC} = \text{MIN}$	0.2	0.4	V	
V_{OH}		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OH} = - 3 \text{ mA}$	2.4	3.4	V
			$I_{OH} = - 12 \text{ mA}$			
			$I_{OH} = - 15 \text{ mA}$	2		
V_{OL}		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	V
				0.35	0.5	
			$I_{OL} = 24 \text{ mA}$			
I_I	Control inputs	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1	mA	
	A or B ports	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$		0.1		
I_{IH}	Control inputs	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20	µA	
	A or B ports ▲			20		
I_{IL}	Control inputs	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		- 0.4	mA	
	A or B ports ▲			- 0.4		
$I_{OS} ¶$		$V_{CC} = \text{MAX}, V_O = 0 \text{ V}$	- 40	225	mA	
I_{CC}	LS646	$V_{CC} = \text{MAX}$	Outputs high	91	145	mA
			Outputs low	103	165	
			Outputs disabled	103	165	
	LS648		Outputs high	91	145	
			Outputs low	103	165	
			Outputs disabled	120	180	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$.

¶ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

▲ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

TYPES SN74LS646, SN74LS648
OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS646			'LS648			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
tPLH	CAB or CBA	A or B	RL = 667 Ω, CL = 45 pF. See Note 2	15	25		15	25	ns	
tPHL				23	35		24	40	ns	
tPLH	A or B	B or A		12	18		12	18	ns	
tPHL				13	20		15	25	ns	
tPLM	SAB or SBA† with Bus input high	A or B		26	40		37	55	ns	
tPHL				21	35		24	40	ns	
tPLH	SAB or SBA† with Bus input low	A or B		33	50		26	40	ns	
tPHL				14	25		23	40	ns	
tPZH	0	A or B		33	55		30	50	ns	
tPZL	DIR			42	65		37	55	ns	
tPZH			28	45		23	40	ns		
tPZL	0	A or B	39	60		30	45	ns		
tPHZ			23	35		28	45	ns		
tPLZ	DIR	A or B	22	35		22	35	ns		
tPHZ			20	30		24	35	ns		
tPLZ			19	30		19	30	ns		

tPLH = propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output

tPZH = output enable time to high level

tPZL = output enable time to low level

tPHZ = output disable time from high level

tPLZ = output disable time from low level

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: See General Information Section for load circuits and voltage waveforms.

TYPE SN74LS647

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage (control inputs)	7 V
Off-state output voltage (A and B ports)	5.5 V
Operating free-air temperature range: SN74LS647	- 0°C to 70°C
Storage temperature range	- 65°C to 150°C

recommended operating conditions

		SN74LS647			UNIT
		MIN	NOM	MAX	
V_{CC}	Supply voltage	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage	0.6			V
V_{OH}	High-level output voltage	5.5			V
I_{OL}	Low-level output voltage	24			mA
t_w	Pulse duration	CBA or CAB high		15	ns
		CBA or CAB low		30	
		Data high or low		30	
t_{su}	Setup time before CAB† or CBA †	A or B		15	ns
t_h	Hold time after CAB† or CBA †	A or B		0	ns
T_A	Operating free-air temperature	0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN74LS647		UNIT	
			MIN	TYP‡		MAX
V_{IK}		$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$	-1.5		V	
Hysteresis ($V_{T+} - V_{T-}$)	A or B input	$V_{CC} = \text{MIN}$	0.2	0.4	V	
I_{OH}		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{OH} = 5.5 \text{ V}, V_{IL} = \text{MAX}$	0.1		mA	
V_{OL}		$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	V
			$I_{OL} = 24 \text{ mA}$	0.35	0.5	
I_I	A or B	$V_{CC} = \text{MAX}$	$V_I = 5.5 \text{ V}$	0.1		mA
	All others		$V_I = 7 \text{ V}$	0.1		
I_{IH}		$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$	20		µA	
I_{IL}		$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$	-0.4		mA	
I_{CC}		$V_{CC} = \text{MAX}, \text{Outputs open}$	Outputs high	79	130	mA
			Outputs low	94	150	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 ‡ All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.