

### SAFETY CONSIDERATIONS

GENERAL - This is a Safety Class I instrument (provided with terminal for protective earthing)

**OPERATION - BEFORE APPLYING POWER verify that the** power transformer primary is matched to the available line. voltage, the correct fuse is installed, and Safety Precautions are taken (see the following warnings). In addition, note the instrument's external markings which are described under "Salety Symbols."

# WARNING

- o Servicing instructions are for use by service-trained personnel . To avoid dangerous electric shock, do not perform any servicing unless qualified to do so.
- oBEFORE SWITCHING ON THE INSTRUMENT, the protective earth terminal of the instrument must be connected to the protective conductor of the (mains) powercord. The mains plug shall only be inserted in a socket outlet provided with a protective earth contact. The protective action must not be negated by the use of an extension cord (power cable) without a protective conductor (grounding) Grounding one conductor of a twoconductor outlet is not sufficient protection.
- olf this instrument is to be energized via an auto-transformer (for voltage reduction) make sure the common terminal is connected to the earth terminal of the nower source
- o Any interruption of the protective (grounding) conductor (inside or outside the instrument) or disconnecting the protective earth terminal will cause a potential shock hazard that could result in personal injury
- o Whenever It is likely that the protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation.
- o Only fuses with the required rated current, voltage, and specified type (normal blow, time delay, etc.) should be used Do not use repaired fuses or short circuited fuseholders. To do so could cause a shock or fire hazard.
- o Do not operate the instrument in the presence of flammable gasses or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

- o Do not install substitute parts or perform any unauthorized modification to the instrument.
- o Adjustments described in the manual are performed with power supplied to the instrument while protective covers are removed Energy available at many points may, if contacted, result in personal injury.
- o Any adjustment, maintenance, and repair of the opened instrument under voltage should be avoided as much as possible, and when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.
- o Capacitors inside the instrument may still be charged even if the instrument has been disconnected from its source of supply

#### SAFETY SYMBOLS

Instruction manual symbol. The product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect against damage to the product

#### Indicates hazardous voltages

Earth terminal (sometimes used in manual to indicate circuit common connected to grounded chassis)



The WARNING sign denotes a hazard It calls attention to a procedure, practice, or the like, which, if not correctly

performed or adhered to, could result in personal injury Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met



fully understood or met

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a CAUTION sign until the indicated conditions are

SC1D984

# TABLE OF CONTENTS

#### SECTION 1. GENERAL INFORMATION

1-1.	Introduction	1-1
1-2	Instruments Covered by Manual	1-1
1-3,	Instrument Description	1-1
1-4.	Accessories Supplied	1-1
1-5.	Accessories Available	1-2
1-6.	Specifications	1-2
1-7.	Operating Characteristics	1-2
1-8.	General Characteristics	1-2
1-9	Recommended Test Equipment	1-2

# SECTION 2. INSTALLATION

2-1.	Introduction 2-1
2-2.	Initial Inspection 2-1
2-3.	Operating Environment 2-1
2-4.	Storage and Shipping 2-1
2-5.	Packaging 2-1
2-6.	Tagging for Service 2-1
2-7.	Original Packaging 2-1
2-8.	Other Packaging 2-1
2-9	Preparation for Use 2-2
2-10	Power Requirements 2-2
2-11.	Line Voltage Selection 2-2
2-12.	Power Cable 2-2
2-13.	Applying Power 2-2
2-14.	Cleaning Requirements 2-2

#### SECTION 3. PERFORMANCE TESTS

3-1.	Introduction 3-1
3-2.	Equipment Required 3-1
3-3.	Test Connector 3-1
3-4.	Test Record 3-1
3-5.	Self Tests 3-1
3-6.	Power-up Self Test 3-2
3-7.	Selectable Self Tests
3-8.	Clock, Qualifier, and Data
	Inputs Test 3-3
3-9.	Clock, Qualifier, and Data
	Inputs Test 1 3-3
3-10	Clock, Qualifier, and Data
	Inputs Test 2
3-11.	Clock, Qualifier, and Data
	inputs Test 3 3-11
3-12.	Clock, Qualifier, and Data
	inputs Test 4 3-14
3-13.	Clock, Qualifier, and Data
	Inputs Test 5 3-17

3-14.	Clock, Qualifier, and Data
	Inputs Test 6
3-15.	Glitch Test 3-23
3-16.	Threshold Accuracy Test 3-28
3-17.	Dynamic Range Test 3-34
	-

# SECTION 4. ADJUSTMENTS

4-1.	Introduction 4-1
4-2.	Equipment Required 4-1
4-3.	Calibration Interval 4-1
4-4.	Power Supply Adjustment 4-1
4-5.	CRT Monitor Adjustments 4-3
4-6.	Intensity, Sub-bright, and
	Contrast Adjustments 4-3
4-7.	Focus Adjustment 4-4
4-8.	Horizontal Phase, Vertical Linearity,
	and Height Adjustments 4-5
4-9.	System Board Assembly
	Threshold Adjustment 4-6

#### SECTION 5. REPLACEABLE PARTS

5-1.	Introduction	5-1
5-2.	Abbreviations	5-1
5-3.	Parts List	5-1
5-4.	Exchange Assemblies	5-1
5-5.	Ordering Information	5-1
5-6.	Direct Mail Order System	5-2

# SECTION 6. SERVICE

6-1.	Introduction 6-1
6-2.	Safety Considerations
6-3.	Logic Convention 6-1
6-4.	Block Level Theory
	of Operation 6-3
6-5.	Data Acquisition 6-3
6-6.	Arming Control 6-3
6-7.	Memory 6-3
6-8.	CRT Controller 6-3
6-9.	Disc Control 6-4
6-10.	Keypad and Knob Interface 6-4
6-11.	RS-232-C Interface 6-4
6-12.	Power Supply 6-4
6-13.	Troubleshooting 6-6
6-14.	Troubleshooting Flowcharts 6-6
6-15.	Power Supply Voltages Check 6-14
6-16.	CRT Monitor Signals Check 6-16

6-17.	Disc Drive Signals Check 6-18
6-18.	Keyboard Signals Check 6-19
6-19.	Extended Self Tests 6-21
6-20.	Data Acquisition Self Test 6-23
6-21.	RS-232-C Self Test 6-24
6-22.	External Trigger Self Test 6-25
6-23.	Keyboard Self Test 6-26
6-24.	RAM Self Test 6-27
6-25.	ROM Self Test 6-28
6-26.	Disc Drive Self Test 6-29
6-27.	Cycle Through Tests 6-30
6-28.	Auxiliary Power Supply 6-31
6-29.	Assembly Removal and

	Installation 6-32
6-30.	Removal and Replacement of
	System Board Assembly 6-32
6-31.	Removal and Replacement of
	Disc Drive 6-33
6-32.	Removal and Replacement of
	CRT Monitor Assembly 6-33
6-33.	Removal and Replacement of
	Power Supply
6-34.	Removal and Replacement
	of Fan
6-35.	Removal and Replacement of
	Keyboard 6-35

# LIST OF FIGURES

Figure 3-1. Test Connector	3-1
Figure 3-2. Setup for Clock, Qualifier, and Data Inputs Test 1	3-3
Figure 3-3, Waveform for Clock, Qualifier, and Data Inputs Test 1	3-4
Figure 3-4, System Configuration for Clock, Qualifier.	
and Data Inouts Test	3-4
Figure 3-5. State Format Specification for Clock, Qualifier.	•••
and Data Inouts 1	3-5
Figure 3-6. State Trace Specification for Clock, Qualifier.	
and Data inputs Test 1	3-6
Figure 3-7. State Listing for Clock, Qualifier, and Data Inputs Test 1	3-7
Figure 3-8. Setup for Clock, Qualifier, and Data Inputs Test 2	3-8
Figure 3-9. Waveform for Clock, Qualifier, and Data Inputs Test 2	3-9
Figure 3-10. State Trace Specification for Clock, Qualifier,	
and Data Inputs Test 2 3	3-9
Figure 3-11. State Listing for Clock, Qualifier, and Data Inputs Test 2	10
Figure 3-12. Setup for Clock, Qualifier, and Data Inputs Test 3	11
Figure 3-13. Waveform for Clock, Qualifier, and Data Inputs Test 3	12
Figure 3-14. State Listing for Clock, Qualifier, and Data Inputs Test 3	12
Figure 3-15. Setup for Clock, Qualifier, and Data Inputs Test 4	14
Figure 3-16. Waveform for Clock, Qualifier, and Data Inputs Test 4	15
Figure 3-17. State Listing for Clock, Qualifier, and Data Inputs Test 4	15
Figure 3-18. Setup for Clock, Qualifier, and Data Inputs Test 5	17
Figure 3-19. Waveforms for Clock, Qualifier, and Data Inputs Test 5	18
Figure 3-20. State Format Specification for Clock, Qualifier,	
and Data Inputs Test 5 3-	18
Figure 3-21. State Listing for Clock, Qualifier, and Data Inputs Test 5	19
Figure 3-22. Setup for Clock, Qualifier, and Data Inputs Test 6	20
Figure 3-23. Waveforms for Clock, Qualifier, and Data Inputs Test 6	21
Figure 3-24. State Format Specification for Clock, Qualifier,	
and Data Inputs Test 6	21
Figure 3-25. State Listing for Clock, Qualifier, and Data Inputs Test 6 3-2	22
Figure 3-26. Setup for Glitch test 3-2	23
Figure 3-27. Waveform for Glitch Test	24
Figure 3-28. System Configuration for Glitch Test 3-2	24
Figure 3-29. Timing Format Specification for Glitch Test 3-2	25
Figure 3-30. Timing Trace Specification for Glitch Test .3-2	26
Figure 3-31. Timing Waveforms for Glitch Test 3-2	27
Figure 3-32. Setup for Threshold Accuracy Test 3-2	28
Figure 3-33. System Configuration for Threshold Accuracy Test	-29
Figure 3-34. Timing Format Specification 1 for Threshold Accuracy Test	29
IV	

# HP 1650A/51A TABLE OF CONTENTS

Figure 3-35, Timing Trace Specification for Threshold Accuracy Test	3-30
Figure 3-36. Timing Waveforms 1 for Threshold Accuracy Test	3-31
Figure 3-37. Timing Waveforms 2 for Threshold Accuracy Test	3-31
Figure 3-38. Timing Format Specification 2 for	
Threshold Accuracy Test	3-37
Figure 3-39. Timing Format Specification 3 for Threshold Accuracy	3-33
Figure 3-40. Setup for Dynamic Range Test	3-34
Figure 3-41. System Configuration for Dynamic Range Test	3-35
Figure 3-42. Timing Format Specification for Dynamic Range Test	3-35
Figure 3-43. Timing Trace Specification for Dynamic Range Test	3-36
Figure 3-44. Timing Waveforms 1 for Dynamic Range Test	3-37
Figure 3-45. Timing Waveforms 2 for Dynamic Range Test	3-37
Figure 4-1. HP 1650A/51A Power Supply Assembly Testpoints	
and Adjustment Location	4-2
Figure 4-2. HP 1650A/51A CRT Monitor Assembly Adjustment Locations	4-3
Figure 4-3. System Board Assembly Testpoint and Adjustment Locations	4-5
Figure 5-1. HP 1650A/51A Main Replaceable Parts	5-2
Figure 6-1. Replaceable Module and Cable Locations	6-2
Figure 6-2. Overall Block Diagram for HP 1650A/51A	6-5
Figure 6-3. General Trouble Isolation Flowchart for HP 1650A/51A	6-6
Figure 6-4. Trouble Isolation Chart for HP 1650A/51A Fan/Fuse	6-7
Figure 6-5. Trouble Isolation Chart for HP 1650A/51A Power Supply	6-8
Figure 6-6. Trouble Isolation Chart for HP 1650A/51A CRT Monitor	6-9
Figure 6-7. Trouble Isolation Chart for HP 1650A/51A Keyboard	6-10
Figure 6-8. Trouble Isolation Chart for HP 1650A/51A Disc Drive	6-11
Figure 6-9. Trouble Isolation Chart for HP 1650A/51A Data Acquisition	6-12
Figure 6-10. Trouble Isolation Flowchart for HP 1650A/51A RS-232-C	6-12
Figure 6-11. Trouble Isolation Flowchart for HP 1650A/51A Trigger BNCs	6-13
Figure 6-12. Power Supply I Testpoint Locations	6-14
Figure 6-13. Power Supply II Testpoint Locations	6-15
Figure 6-14. CRT Monitor Cable, W1, and Disc Drive Cable, W3, Locations	6-17
Figure 6-15. HP 1650A/51A Keyboard Position for Trouble Isolation	6-19
Figure 6-16. HP 1650A/51A Self Tests Pop-up Menu	6-21
Figure 6-17. HP 1650A/51A Self Tests Menu	6-22
Figure 6-18. Data Acquisition Self Test Pop-up Menu	6-23
Figure 6-19. Runs and Failures of Repetitive Data Acquisition Self Test	6-23
Figure 6-20. RS-232-C Self Test Pop-up Menu	6-24
Figure 6-21. External Trigger BNCs Pop-up Menu	6-25
Figure 6-22. Keyboard Self Test pop-up Menu	6-26
Figure 6-23. RAM Self Test Pop-up Menu	6-27
Figure 6-24. Runs and Failures of Repetitive RAM Self Test	6-27
Figure 6-25. ROM Self Test Pop-up Menu	6-28
Figure 6-26. Runs and Failures of Repetitive ROM Self Test	6-28
Figure 6-27. Disc Drive Self Test Pop-up Menu	6-29
Figure 6-28. Runs and Failures of Repetitive Disc Drive Test	6-29
Figure 6-29. HP 1650A/51A Probe Cable Connector	6-31

# LIST OF TABLES

Table 1-1.	HP Model 1650A/51A Specifications 1-3
Table 1-2.	HP 1650A/51A Operating Characteristics 1-4
Table 1-3.	General Characteristics 1-11
Table 1-4.	Recommended Test Equipment 1-12
	•

# HP 1650A/51A TABLE OF CONTENTS

Table 2-1.	Power Cord Configurations	-3
Table 3-1.	Performance Test Record 3-3	39
Table 5-1. Table 5-2. Table 5-3.	Reference Designators and Abbreviations       5-         Replaceable Parts       5-         List of Manufacturers' Codes       5-	.3 .4 .5
Table 6-1. Table 6-2. Table 6-3. Table 6-4 Table 6-5. Table 6-5.	Power Supply Voltages       6-1         CRT Monitor Cable Pin Assignments       6-1         HFB and HHB Truth Table       6-2         Disc Drive Cable Signals       6-2         Keyboard Voltages and Signals       6-2         RPG Connector Voltages and Signals       6-2	9 9 20 11 13 13

HP 1650A/51A TABLE OF CONTENTS

# SECTION 1. GENERAL INFORMATION

# Table of Contents

1-1.	Introduction	1-1
1-2.	Instruments Covered by Manual	1-1
1-3.	Instrument Description	1-1
1-4.	Accessories Supplied	1-1
1-5.	Accessories Available	1-2
1-6.	Specifications	1-2
1-7.	Operating Characteristics	1-2
1-8.	General Characteristics	1-2
1-9.	Recommended Test Equipment	1-2

# **1-1. INTRODUCTION**

This service manual contains information on installing, testing, adjusting, and servicing the Hewlett-Packard Models 1650A and 1651A Logic Analyzers. This section of the manual includes instrument identification, description, options, accessories, specifications and other basic information.

A microfiche part number is listed under the manual part number on the title page of this manual. This number may be used to order 4 X 6-inch microfiche transparencies of the manual. Each microfiche contains up to 96 photo-duplicates of the manual pages. The microfiche package also contains the latest Manual Changes supplement as well as pertinent Service Notes.

# 1-2. INSTRUMENTS COVERED BY MANUAL

On the rear panel of the instrument is a serial number plate. The serial number is in the form: 0000A00000. It is composed of two parts; the first four digits and the letter are the serial prefix and the last five digits are the suffix. The prefix is the same for all identical instruments and changes only when a change has been made to the instrument. The suffix however, is assigned sequentially and is different for each instrument. The contents of this manual apply to instruments with the serial number prefix(es) listed under SERIAL NUMBERS on the title page.

An instrument manufactured after the printing of this manual may have a serial number prefix different than those listed on the title page. This unlisted serial number prefix indicates the instrument is different from those described in this manual. The manual for this instrument is accompanied by a yellow Manual Changes supplement. This supplement contains the necessary "change information" that explains how to adapt the manual to the newer instrument.

# SECTION 1 GENERAL INFORMATION

In addition to change information, the supplement may contain information for correcting errors in the manual. To keep this manual as accurate as possible, periodically request the latest Manual Change supplement for the instrument manual. The supplement for this manual is identified with the manual part number and print date, both of which appear on the manual title page. Complimentary copies of the supplement are available from Hewlett-Packard.

For information concerning a serial prefix number not listed on the title page or in the Manual Changes supplement, contact your nearest Hewlett-Packard office.

#### **1-3. INSTRUMENT DESCRIPTION**

is The HP 1650A 80-channel an STATE/TIMING (25 MHz/100 MHz) logic analyzer, selectable in 16 channel groupings. The 1651A is a 32-channel STATE/TIMING logic analyzer, also selectable in 16 channel groupings. The user interface consists of a panel keyboard with an RPG knob and a nineinch white phosphor, high resolution CRT for information display. A 3 1/2 inch Sony disc drive, for setup storage and retrieval, is integral to the analyzer. An RS-232-C port and external scope trigger are available on the rear panel. The RS-232-C port is used for printer hardcopy output or for analyzer control via a controller.

# **1-4. ACCESSORIES SUPPLIED**

The following accessories are supplied with the HP 1650A/51A Logic Analyzers:

**Probe Cables.** Probe cables with a 40-pin connector on each end are supplied with each instrument. The probe cable is woven with 17 signal lines, 34 return lines, 34 chassis ground lines, and two power lines.

The power lines supply + 5 V for preprocessor power. Each cable supplies 600 milliamperes and the maximum power available from the HP 1650A/51A is 2 amperes. Five probe cables are supplied with the HP 1650A and two are supplied with the HP 1651A. *HP Part Number 01650-61608.* 

**Probe Tip Assemblies.** Provides 16 data channels, 1 clock channel and 1 ground lead per pod assembly. Probe tip assemblies are supplied for direct probing and are removable for use with HP Model 10269C Probe Interface. The probe input specifications are listed in Table 1-1. Five Probe Tip Assemblies are supplied with the HP 1650A Logic Analyzer and two are supplied with the HP 1650A. HP Part Number 01650-61607.

**Grabbers.** Grabbers for the probe tip assemblies are supplied in packages of 20. 100 grabbers are supplied with the HP 1650A and 40 grabbers are supplied with the HP 1651A. *HP Part Number 5959-0288* (package of 20).

One 2.3 metre (7.5 feet) power cord. See section 2 for available power cords.

One Operating and Programming Manual Set.

Two Operating System Discs.

One Service Manual.

One RS-232-C Loopback Connector.

#### 1-5. ACCESSORIES AVAILABLE

The following accessories are available for use with the HP 1650A/51A:

**HP Model 10269C Probe Interface.** Used to interface the logic analyzer directly to a specific microprocessor.

Soft Carrying Case. HP Part Number 1540-1066.

HP Model 1008A Option 006 Testmobile.

HP Model 92192A 3.5" Microfloppy Discs (box of ten).

Rackmount Kit. HP Part Number 5061-6175.

#### **1-6. SPECIFICATIONS**

Table 1-1 is the list of specifications for the HP 1650A/51A Logic Analyzer. These specifications are the performance standards or limits against which the logic analyzer is tested.

# **1-7. OPERATING CHARACTERISTICS**

Table 1-2 is a list of the operating characteristics of the HP 1650A/51A Logic Analyzer. The operating characteristics are a summary of performance capabilities of the HP 1650A/51A.

# **1-8. GENERAL CHARACTERISTICS**

Table 1-3 is general characteristics of the HP 1650A/51A Logic Analyzer. The general characteristics are useful environmental operating conditions, shipping weights, and instrument dimensions.

# **1-9. RECOMMENDED TEST EQUIPMENT**

Table 1-4 is a list of the test equipment required to test performance, make adjustments, and troubleshoot the HP 1650A/51A Logic Analyzer. The table indicates the critical specification of the test equipment and for which procedure the equipment is necessary. Equipment other than the recommended model may be used if it satisfies the critical specification listed in table 1-4.

Table 1-1. HP Model 1650A/51A Specifications					
PROBES					
Minimum Sw	<b>ring:</b> 600 r	nV peak-to-peak.			
Threshold A	ccuracy:	Voltage Range	Accuracy		
		-2.0V to +2.0V -9.9V to -2.1V +2.1V to +9.9V	±150 mV ±300 mV ±300 mV		
Dynamic Ra	<b>nge:</b> ± 10	volts about the threshol	d.		
STATE MOD	<u>)E</u>				
Clock Repe	Clock Repetition Rate: Single phase is 25 MHz maximum. With time or state counting, minimum time between states is 60 ns. Both mixed and demul- tiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by >50 ns.				
Clock Pulse	Width: ≧	10 ns at threshold			
Setup Time:	Data mus	t be present prior to clo	ck transition, ≥ 10 ns.		
Hold Time:	Data mus	t be present after rising	clock transition; 0 ns.		
	Data mus be preser present a	it be present after falling nt after falling L clock fter falling J, K, M, and I	I clock transition, 0 ns (HP 1651A); data must transition, 0 ns (HP 1650A); data must be N clock transition, 1 ns (HP 1650A).		
TIMING MO	DE				
Minimum De	tectable G	ilitch: 5 ns wide at the th	ireshold.		
			· • · · · · · · · · · · · · · · · · · ·		

#### Table 1-2. HP 1650A/51A Operating Characteristics

# PROBES

Input RC: 100 Ko ±2% shunted by approximately 8 pF at the probe tip.

TTL Threshold Preset: +1.6 volts.

ECL Threshold Preset: -1.3 volts.

Threshold Range: -9.9 to +9.9 volts in 0.1V increments.

**Threshold Setting** 

Threshold levels may be defined for pods 1 and 2 individually (HP 1651A). Threshold levels may be defined for pods 1, 2, and 3 on an individual basis and one threshold may be defined for pods 4 and 5 (HP 1650A).

Minimum Input Overdrive: 250 mV or 30% of the input amplitude, whichever is greater

Maximum Voltage: ± 40 volts peak.

Maximum Power Available Through Cables:

2/3 amp @ 5V per cable; 2 amp @ 5V per HP 1650A/51A.

# **MEASURMENT CONFIGURATIONS**

Analyzer Configurations:	Analyzer 1	<u>Analyzer 2</u>	
	Timing	Off	
	Off	Timing	
	State	Off	
	Off	State	
	Timing	State	
	State	Timing	
	State	State	
	Off	Off	
Channel Assignment:			
_	Each group of 16 ch	annels (a pod) can be assigne	d to Analyzer
	1, Analyzer 2, or remain unassigned. The HP 1650A contains 5 pods: the HP 1651A contains 2 pods.		
	• • • • • • • • • • • • • • • • • • • •	· •	

STATE ANALYSIS	
MEMORY	
Data Acquisition:	1024 samples/channel.
TRACE SPECIFICATION	
Clocks:	Five clocks (HP 1650A) or two clocks (HP 1651A) are available and can be used by either one or two state analyzers at any time. Clock edges can be ORed together and operate in single phase, two phase demultiplexing, or two phase mixed mode. Clock edge is selectable as positive, negative, or both edges for each clock.
Clock Qualifier:	The high or low level of four ORed clocks (HP 1650A) or one cloc (HP1651A) can be ANDed with the clock specification. Setup tim 20 ns; hold time: 5 ns.
Pattern Recognizers:	Each recognizer is the AND combination of bit (0, 1, or X) pattern in each label. Eight pattern recognizers are available when one stat analyzer is on. Four are available to each analyzer when two stat analyzers are on.
Range Recognizers:	Recognizes data which is numerically between or on two specifie patterns (ANDed combination of 0s and/or 1s). One range term available and is assigned to the first state analyzer turned on. The maximum size is 32 bits and on a maximum of 2 pods.
Qualifier:	A user-specified term that can be anystate, nostate, a single patter recognizer, range recognizer, or logical combination of pattern ar range recognizers.
Sequence Levels:	There are eight levels available to determine the sequence of even required for trigger. The trigger term can occur anywhere in the fir seven sequence levels.
Branching:	Each sequence level has a branching qualifier. When satisfied, the analyzer will restart the sequence or branch to another sequence level.

Table 1-2. HP 1650A/51A Operating Characteristics (cont'd)

# HP 1650A/51A GENERAL INFORMATION

Occurrence Counter:	Sequence qualifier may be specified to occur up to 65535 times before advancing to the next level.
Storage Qualification:	Each sequence level has a storage qualifier that specifies the states that are to be stored.
Enable/Disable:	Defines a window of post-trigger storage. States stored in this win- dow can be qualified.
Prestore:	Stores two qualified states that precede states that are stored.
TAGGING	
State Tagging:	Counts the number of qualified states between each stored state. Measurement can be shown relative to the previous state or relative to trigger. Maximum count is 4.4 X (10 to the 12th power).
Time Tagging:	Measures the time between stored states, relative to either the previous state or the trigger. Maximum time between states is 48 hours.
	With tagging on, the acquisition memory is halved; minimum time between states is 60 ns.
SYMBOLS	
Pattern Symbols:	User can define a mnemonic for the specific bit pattern of a label. When data display is SYMBOL, mnemonic is displayed where the bit pattern occurs. Bit pattern can include 0s, 1s, and don't cares.
Range Symbols:	User can define a mnemonic covering a range of values. Bit pattern for lower and upper limits must be defined as a pattern of 0s and 1s. When data display is SYMBOL, values within the specified range are displayed as mnemonic + offset from base of range.
Number of Pattern and	d Range Symbols: 100 per analyzer.
	Symbols can be down-loaded over RS-232-C.

# Table 1-2. HP 1650A/51A Operating Characteristics (cont'd)

TIMING ANALYSI	<u>S</u>
FRANSITIONAL TIMI	IG MODE
	Sample is stored in acquisition memory only when the data cha es. A time tag stored with each sample allows reconstructior waveform display. Time covered by a full memory acquisition va with the number of pattern changes in the data.
Sample Period:	10 ns.
Maximum Time Co	vered By Data: 5000 seconds.
Minimum Time Cov	ered by Data: 10.24 μs.
GLITCH CAPTURE M	ODE
Data sample and g	litch information stored every sample period.
Sample Period:	20 ns to 50 ms in a 1-2-5 sequence dependent on sec/div and de settings.
Memory Depth:	512 samples/channel.
Time Covered by E	Data: Sample period X 512
WAVEFORM DISPLAY	(
Sec/div:	10 ns to 100 s; 0.01% resolution.
Delay:	-2500 s to 2500 s; presence of data dependent on the numbe transitions in data between trigger and trigger plus delay (transitio timing).
Accumulate:	Waveform display is not erased between successive acquisitions.
Overlay Mode:	
	Multiple channels can be displayed on one waveform display I

Table 1-2. HP 1650A/51A Operating Characteristics (cont'd)				
TIME INTERVAL ACCURACY				
Channel to Channel S	Skew: 4 ns lypical.			
Time interval Accura	cy:			
	± (sample period + channel-to-channel skew + 0.01% of time interval reading).			
TRIGGER SPECIFICATI	ON			
Asynchronous Patter	n:			
	Trigger on an asynchronous pattern less than or greater than specified duration. Pattern is the logical AND of specified low, high, or don't care for each assigned channel. If pattern is valid but dura- tion is invalid, there is a 20 ns reset time before looking for patterns again.			
Greater Than Duratio	n:			
	Minimum duration is 30 ns to 10 ms with 10 ns or 0.01% resolution, whichever is greater. Accuracy is +0 ns to -20 ns. Trigger occurs at pattern + duration.			
Loss Than Duration				
	Maximum duration is 40 ns to 10 ms with 10 ns or 0.01% resolution, whichever is greater. Pattern must be valid for at least 20 ns. Accuracy is +20 ns to -0 ns. Trigger occurs at the end of the pattern.			
Glitch/Edge Triggerin	ıg:			
	Trigger on glitch or edge following valid duration of asynchronous pattern while the pattern is still present. Edge can be specified as rising, falling or either. Less than duration forces glitch and edge triggering off.			

# **MEASUREMENT AND DISPLAY FUNCTIONS**

#### AUTOSCALE (TIMING ANALYZER ONLY)

Autoscale searches for and displays channels with activity on the pods assigned to the timing analyzer.

# ACQUISITION SPECIFICATIONS

Arming:

Each analyzer can be armed by the run key, the other analyzer, or the external trigger in port.

#### Trace Mode:

Single mode acquires data once per trace specification; repetitive mode repeats single mode acquisitions until stop is pressed or until time interval between two specified patterns is less than or greater than a specified value, or within or not within a specified range. There is only one trace mode when two analyzers are on.

#### LABELS

Channels may be grouped together and given a six character name. Up to 20 labels in each analyzer may be assigned with up to 32 channels per label. Primary use is for naming groups of channels such as address, data, and control busses.

# INDICATORS

Activity Indicators:

	Provided in the Configuration, State Format, and Timing Format menus for identifying high, low, or changing states on the inputs.
Markers:	

Two markers (X and 0) are shown as dashed lines on the display.

Trigger:

Displayed as a vertical dashed line in the timing waveform display and as line 0 in the state listing display.

#### **MARKER FUNCTIONS**

Time Interval:

The X and 0 markers measure the time interval between one point on a timing waveform and trigger, two points on the same timing waveform, two points on different waveforms, or two states (time tagging on).

	The X and 0 markers measure the number of tagged states between
	one state and trigger, or between two states.
Patterns:	The X and 0 markers can be used to locate the nth occurrence of a
	specified pattern before or after trigger, or after the beginning of data. The 0 marker can also find the nth occurrence of a pattern before or after the X marker.
Statistics:	
	A to 0 marker statistics are calculated for repetitive acquisitions. Patterns must be specified for both markers and statistics are kept only when both patterns can be found in an acquisition. Statistics are minimum X to 0 time, maximum X to 0 time, average X to 0 time, and ratio of valid runs to total runs.
RUN/STOP FUNCTIONS	
Run:	
	Starts acquisition of data in specified trace mode.
Stop:	In single tages made as the fast way of a constitute assuration. OTOR
	halts acquisition and displays the current acquisition data. For sub- sequent runs in repetitive mode, STOP halts acquisition of data and does not change current display.
DATA DISPLAY/ENTRY	
Display Modes:	State lighting timing waveformer interlocked time correlated lighting of
	two state analyzers (time tagging on); time-correlated listing of and timing waveform display (state listing in upper half, timing waveform in lower half, and time tagging on)
Timing Waveform:	
	Pattern readout of timing waveforms at X or 0 marker.
Bases:	Binary, Octal, Decimal, Hexadecimal, ASCII (display only), and User-defined symbols.

# Table 1-2. HP1650A/51A Operating Characteristics (cont'd)

OPERATING ENVIRONMENT				
Temperature	Instruments, 0° to 55 ° C (+32° to 131°F); probes and cables, 0° to 65°C (+32° to 149°F). Recommended temperature range for disc media, 10° to 50°C (+50° to 149°F).			
Humidity	Instruments up to 95% relative humidity at +40°C; (104°F). Recommended humidity range for disc media, 8% to 80% relative humidity at +40°C (+104°F).			
Altitude	To 4600 m (15,000 ft).			
Vibration Operation Non-operating	Random vibration 5-500 Hz, 10 minutes per axis, $\approx$ 2.41 g (rms). Random vibration 5-500 Hz, 10 minutes per axis, $\approx$ 2.41 g (rms); and swept sine resonant search, 5-500 Hz, 0.75 g (0-peak), 5 minute resonant dwell @ 4 resonances per axis.			
Weight	10.0 kg (22 lbs) net; 18.2 kg (40 lbs) shipping.			
Power	115V/230V, 48-66 Hz, 200 W max			
Dimensions				
Notes: 1. Dimensions are f dimensions are enclosures, contac	or general information only. If required for building special ct your HP field engineer.			
2. Dimensions are in	millimetres and (inches).			

I

Table 1-3. HP 1650A/51A General Characteristics

INSTRUMENT	CRITICAL SPECIFICATIONS	RECOMMENDED MODEL	USE*	
OSCILLOSCOPE	dual channel dc to 300 MHz	HP 54201A	Р, Т	
PULSE GENERATOR	5 ns pulse width 20 ns period 1.3 ns risetime double pulse	HP 8161A/020	Ρ	
POWER SUPPLY	+ or - 10.2 V output current: 0 - 0.4 amperes	HP 6216B	Ρ	
POWER SPLITTER	50 ohms	HP 11549A	Ρ	
ADAPTER	Type N male to BNC female (qty 2)	HP Part Number 1250-0780	₽	
ADAPTER	Type N male to BNC male	HP Part Number 1250-0082	Р	
DMM	5.5 digit resolution	HP 3478A	Α, Τ	
RESISTOR	2 Ohms, 25 Watts	HP Part Number 0811-1390	Т	
* P=Performar	* P=Performance Tests A=Adjustments T=Troubleshooting			

# Table 1-4. Recommended Test Equipment

# SECTION 2. INSTALLATION

# **Table of Contents**

2-1.	Introduction	2-1
2-2.	Initial Inspection	2-1
2-3.	Operating Environment	2-1
2-4.	Storage and Shipping	2-1
2-5.	Packaging	2-1
2-6.	Tagging for Service	2-1
2-7.	Original Packaging	2-1
2-8.	Other Packaging	2-1
2-9.	Preparation for Use	2-2
2-10.	Power Requirements	2-2
2-11.	Line Voltage Selection	2-2
2-12.	Power Cable	2-2
2-13.	Applying Power	2-2
2-14.	Cleaning Requirements	2-2

**SECTION 2** 

# INSTALLATION

# **2-1. INTRODUCTION**

This section of the manual contains information and instructions necessary for installing the HP 1650A/51A Logic Analyzer. Included in this section are inspection procedures, power requirements, hardware connections and configurations, and packaging information.

# **2-2. INITIAL INSPECTION**

Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the instrument has been checked mechanically and electrically. Accessories supplied with the instrument are listed under Accessories Supplied in section 1 of this manual. The self test procedure is described in this section and electrical performance verification functions are described in section 5. If the contents are incomplete, if there is mechanical damage or defect, or if the instrument does not pass the Self Test Performance Verification, notify the nearest Hewlett-Packard Office. If the shipping container is damaged, or the cushioning materials show signs of stress, notify the carrier as well as the Hewlett-Packard Office. Keep the shipping materials for carrier's inspection. The Hewlett-Packard office will arrange for repair or replacement at HP option without waiting for claim settlement.

# 2-3. OPERATING ENVIRONMENT

The operating environment for the HP 1650A/51A is described in table 1-2. Note the non-condensing humidity limitation. Condensation within the instrument cabinet can cause poor operation or malfunction. Protection should be provided against temperature extremes which cause condensation within the instrument.

# 2-4. STORAGE AND SHIPPING

This instrument may be stored or shipped in environments within the following limitations:

 TEMPERATURE
 -40° C TO 75° C

 HUMIDITY
 UP TO 90% AT 65° C

 ALTITUDE
 UP TO 15 300 METRES (50 000 FEET)

# 2-5. PACKAGING

#### 2-6. Tagging for Service

If the instrument is to be shipped to a Hewlett-Packard office for service or repair; attach a tag to the instrument identifying owner, address of owner, complete instrument model and serial numbers, and a description of the service required.

# 2-7. Original Packaging

If the original packaging material is unavailable or unserviceable, materials identical to those used in factory packaging are available through Hewlett-Packard offices. If the instrument is to be shipped to a Hewlett-Packard office for service, attach a tag showing owner, address of owner, complete instrument model and serial numbers, and a description of the service required. Mark the container FRAGILE to ensure careful handling. In any correspondence, refer to the instrument by model number and full serial number.

# 2-8. Other Packaging

The following general instructions should be followed for repacking with commercially available materials.

a. Wrap instrument in heavy paper or plastic.

#### HP 1650A/51A INSTALLATION

- b. Use strong shipping container. A double-wall carton made of 350 lb. test material is adequate.
- c. Use a layer of shock-absorbing material 70 to 100 mm (3 to 4 inches) thick around all sides of instrument to firmly cushion and prevent movement inside the container. Protect control panel with cardboard.
- d. Seal shipping container securely.
- e. Mark shipping container FRAGILE to ensure careful handling.
- f. In any correspondence, refer to instrument by model number and full serial number.

# 2-9. PREPARATION FOR USE

#### 2-10. Power Requirements

The HP 1650A/1651A requires a power source of either 115 or 230 Vac, -22% to +10%; single phase, 48 to 66 Hz; 200 Watts maximum power.

# CAUTION

BEFORE CONNECTING POWER TO THIS INSTRUMENT, be sure the line voltage switch on the rear panel of the instrument is set properly and the correct fuse is installed.

# 2-11. Line Voltage Selection

Before setting instrument power switch to ON position, verify that the fuse module is in the correct position for the line voltage.

The fuse module is located in the line filter/power switch module on the rear panel of the instrument.

If the arrow beside the voltage on the fuse module that is in-line with the filter arrow does not match line voltage to be used, it must be changed. To select the proper fuse for line voltage, gently pry out fuse module with a flat-blade screwdriver. To use other fuse in module, turn fuse module and reinsert into the line filter module.

# 2-12. POWER CABLE



BEFORE CONNECTING THIS INSTRUMENT, the protective earth terminal of the instrument must be connected to the protective conductor of the (Mains) power cord. The Mains plug must be inserted in a socket outlet provided with a protective earth contact. The protective action must not be negated by the use of an extension cord (power cable) without a protective conductor (grounding). Grounding one conductor of a two conductor outlet does not provide an instrument ground.

This instrument is provided with a three-wire power cable. When connected to an appropriate AC power outlet, this cable grounds the instrument cabinet. The type of power cable plug shipped with the instrument depends on the country of destination. Refer to figure 2-1 for power plugs and HP part numbers for the available plug configurations.

# 2-13. APPLYING POWER

When power is applied to the HP 1650A/51A, a power-up self test will automatically be performed. For information on the power-up self test, refer to section 3.

# 2-14. CLEANING REQUIREMENTS

Use MILD SOAP AND WATER to clean the HP 1650A/51A cabinet and front panel. Care must be taken not to use a harsh soap which will damage the water-base paint finish of the instrument.

# HP 1650A/51A INSTALLATION

PLUG TYPE	CABLE PART NO.	PLUG DESCRIPTION	LENGTH IN/CM	COLOR	COUNTRY
007 900 250V	8120-1351 8120-1703	Straight *BS1363A 90°	90/228 90/228	Gray Mint Gray	United Kingdom, Cyprus, Nigena, Zimbabwe, Singapore
OPT 250V 901	8120-1369 8120-0696	Straight *NZSS198/ASC 90°	79/200 87/221	Gray Mint Gray	Australia. New Zealand
OPT 250V 902	8120-1689 8120-1692 8120-2857	Straight *CEE7-Y11 90° Straight (Shielded)	79/200 79/200 79/200	Mint Gray Mint Gray Coco Brown	East and West Europe, Saudi Arabia, So Africa, India (Unpolarized in many nations)
OPT** 125V 903	8120-1378 8120-1521 8120-1992	Straight *NEMA5-15P 90° Straight (Medical) UL544	90/228 90/228 96/244	Jade Gray Jade Gray Black	United States, Canada, Mexico, Philippines, Taiwan,
OPT** 250V 904	8120-0698	Straight *NEMA6-15P	90/228	Black	United States, Canada
OPT 250V 905	8120-1395 8120-1625	CEE22-V1 (System Cabinet Use) 250V	30/76 96/244	Jade Gray	For interconnecting system components and peripherals United States and Canada only
OPT 250V 906	8120-2104 8120-2296	Straught *SEV1011 1959-24507 Type 12 90°	79/200 79/200	Mınt Gray Mint Gray	Switzerland
OPT 220V 912	8120-2956 8120-2957	Straight *DHCK107 90*	79/200 79/200	Mint Gray Mint Gray	Denmark
OPT 250V 917	8120-4600 8120-4211	Straight SABS164 90°	79/200 79/200	Jade Gray	Republic of South Africa India
OPT 100V 918	8120-4753 8120-4754	Straight Miti 90°	90/230 90/230	Dark Gray	Japan

Table 2-1. Power Cord Configurations

\*Part number shown for plug is industry identifier for plug only. Number shown for cable is HP Part Number for complete cable including plug \*These cords are included in the CSA certification approval of the equipment. E = Earth Ground L = Line N = Neutral Figure 2-1. Power Cord Plug Configurations

. . . . . . . .

# SECTION 3. PERFORMANCE TESTS

#### **Table of Contents**

3-1.	Introduction
3-2.	Equipment Required 3-1
3-3.	Test Connector
3-4.	Test Record 3-1
3-5.	Self Tests 3-1
3-6.	Power-up Self Test 3-2
3-7.	Selectable Self Tests 3-2
3-8.	Clock, Qualitier, and Data Inputs Tests 3-3
3-9.	Clock, Qualifier, and Data Inputs Test 1 3-3
3-10.	Clock, Qualifier, and Data Inputs Test 2 3-8
3-11.	Clock, Qualifier, and Data Inputs Test 3
3-12.	Clock, Qualifier, and Data Inputs Test 4
3-13	Clock, Qualifier, and Data Inputs Test 5 3-17
3-14.	Clock, Qualifier, and Data Inputs Test 6 3-20
3-15.	Glitch Test 3-23
3-16.	Threshold Accuracy Test 3-28
3-17.	Dynamic Range Test 3-34

# SECTION 3 PERFORMANCE TESTS

# **3-1. INTRODUCTION**

The procedures in this section test the instrument electrical performance by using the specifications of table 1-1 as the performance standards. All tests may be performed without access to the interior of the instrument.

# 3-2. EQUIPMENT REQUIRED

Equipment required for the performance tests in this section is listed in the Recommended Test Equipment table in Section 1. Any equipment that satisfies the critical specification listed in the table may be substituted for the recommended model.

# **3-3. TEST CONNECTOR**

The performance tests and adjustments require connecting pulse generator outputs to probe pod inputs. Figure 3-1 is a test connector that may be built to allow testing of multiple channels (up to eight at one time). The test connector consists of a BNC connector and a length of wire. Connecting more than eight channels to the test connector at a time will induce loading of the circuit and true signal representation will degrade. Test results may not be accurate if more than eight channels are connected to the test connector.

The Hewlett-Packard part number for the BNC connector in figure 3-1 is 1250-1032. An equivalent part may be used in place of the Hewlett-Packard part.

Figure 3-1. Test Connector

1650/EX43/7-87

# 3-4. TEST RECORD

The results of the performance tests may be tabulated on the Test Record provided at the end of this section. The Test Record lists the performance tests and provides an area to mark whether the pod passed or failed the test. The results recorded in the table at incoming inspection may be used for later comparisons of the tests during periodic maintenance, troubleshooting, and after repairs or adjustments.

# 3-5. SELF TESTS

The power-up self test is automatically performed upon applying power to the logic analyzer. Since the performance tests require test equipment, self tests may be performed individually to provide a higher level of confidence that the instrument is operating properly. A message that the instrument has failed the test will appear if any problem is encountered during the test. The individual self tests may be performed for functions listed in the self test menu which is invoked via the I/O menu. The HP 1650A/51A self test is located on the operating system disc and is required to run the tests.

#### 3-6. Power-up Self Test

The power-up self test is automatically invoked at power-up of the HP 1650A/51A Logic Analyzer. The revision number of the operating system firmware is given in the upper right of the screen during the power-up self test. As each test is completed, either "passed" or "failed" will be printed in front of the name of the test in this manner:

#### PERFORMING POWER-UP SELF TESTS

passedROM testpassedRAM testpassedInterrupt testpassedDisplay testpassedKeyboard testpassedAcquisition testpassedThreshold testpassedDisc test

# LOADING SYSTEM FILE

As indicated by the last message, the HP 1650A/51A will automatically load the operating system disc in the disc drive. If the operating system disc is not in the disc drive, the message "SYSTEM DISC NOT FOUND" will be displayed at the bottom of the screen and "NO DISC" will be displayed in front of disc test in place of "passed".

If the above message appears, turn off the instrument, insert the operating system disc into the disc drive, and again apply power.

# 3-7. Selectable Self Tests

Seven self tests may be invoked individually via the Self Test menu. The seven selectable self tests are:

#### HP 1650A Self Tests

- \* Data Acquisition
- \* RS-232-C
- \* External Trigger BNCs
- \* Keyboard
- \* RAM
- \* ROM
- \* Disc Drive
- \* Cycle through all tests

The required test is selected by moving the cursor to the test and pressing the front panel SELECT key. A pop-up menu appears with a description of the test to be performed. The self test does not begin until the cursor is placed on **Execute** and the front panel SELECT key is pressed.

After the test has been completed, either "Passed", "Failed", or "Tested" will be displayed on the Self Test menu in front of the test. These tests are used as troubleshooting ards. Section 6 contains information on the individual tests used for troubleshooting.

# 3-8. CLOCK, QUALIFIER, AND DATA INPUTS TESTS

# 3-9. Clock, Qualifier, and Data Inputs Test 1

#### **Description:**

This test verifies maximum clock rate with counting mode for the HP 1650A/51A, and the setup and hold times for the falling edge of the HP 1650A L clock specification.

#### **Specification:**

Clock repetition rate: With time or state counting mode on, minimum time between states is 60 ns.

HP 1650A hold time: Data must be present after falling edge of L clock transition, 0 ns.

Setup time: Data must be present prior to clock transition, >=10ns.

#### Equipment:

Pulse Generator Oscilloscope Test Connectors (figure 3-1)

#### **Procedure:**

1 Connect the HP 1650A/51A and test equipment as in figure 3-2.



Figure 3-2. Setup for Clock, Qualifier, and Data Inputs Test 1

# NOTE

In this setup, eight channels are connected to test eight channels at a time. Ground lead must be grounded to ensure accurate test results. HP 1650A/51A PERFORMANCE TESTS

2. Adjust pulse generator for the output in figure 3-3.

-\_\_\_\_



Figure 3-3. Waveform for Clock, Qualifier, and Data Inputs Test 1

3. Assign the pod under test to **Analyzer 1** in the **System Configuration** menu as in figure 3-4. Refer to steps a through c below figure if unfamiliar with the menus.

Analyzer 1       Nome       Tippe       State	Analyzer 2 Type Ofr	Unessigned Pods Pud 2 Pod 2 Pod 5 Pod 4 Pod 4	



- a. Move cursor to Analyzer 1 Type by using front-panel knob.
- b. Select State as Type by using front-panel knob and SELECT key.
- c. Assign pod under test to Analyzer 1 by using front-panel knob and SELECT ke

Assign appropriate clock, edge, and channels of the pod under test to a label in the **STATE FORMAT SPECIFICATION** as in figure 3-5. Refer to steps a through c below figure if unfamiliar with the menus.

MACHINE 1 - STATE FORMAT SPECIFICATION	(Specify Symbols)	
-011- -011- -011-	Í	
-017		

Figure 3-5. STATE FORMAT SPECIFICATION for Clock, Qualifier, and Data Inputs Test 1

- a. Invoke STATE FORMAT SPECIFICATION by pressing front-panel FORMAT key.
- b. Assign the falling clock edge of the pod under test by using the front-panel knob and SELECT key:

HP 1650A - Assign L clock for all pods. HP 1651A - Assign J clock for Pod 1, Assign K clock for Pod 2.

c. Assign channels under test to label by using front-panel knob and SELECT key.

# HP 1650A/51A PERFORMANCE TESTS

5. Set up the STATE TRACE SPECIFICATION menu for Single Trace mode, without sequencing levels and Count States as in figure 3-6. Refer to below figure if unfamiliar with the menus.

MACHINE 1 - State Trace Specification	
Sequence Levels Hhile storing 'anystate' Tringer on o' 1 times Store anystate' 2	Armed by Pun Branches Off Count States Prestore Drf
Label POD 1 Bare Hen a (/) b (/) c () b (/) c () b (/) c () b (/) c () b (/) c () b (/) c () c ()	

Figure 3-6. STATE TRACE SPECIFICATION for Clock, Qualifier, and Data Inputs Test1

- a. Select STATE TRACE SPECIFICATION by pressing front-panel TRACE key.
- b. Select Single Trace mode by using front-panel knob and SELECT key.
- c. Select **Count States** by using front-panel knob and SELECT key. Pop-up menu will be displayed with selections of states to count.
- d. Select anystate by pressing the SELECT key.

-----

6. Press RUN. The **STATE LISTING** will be displayed as in figure 3-7 and will show F's for the channels under test.

	MACHINE 1 Marbers	<b>- STATE</b>			-
-				 	-
	Lobel · Baco ·	5IT Hey	States		
	40007	0055			
	+0091	DOFE	0		
	+0095	OOFF	0		
	+0096	DOFE	ō		
	+0097	ODEE	0		
	+0096	OOFF	Û		
	+0099	OUFF	Ú		
	+0100	COFF	Ō		
	+0101	OOFF	0		
	+0102	OOFF	0		
	+0103	QUFF	Ô		
	+0104	OOFF	0		
	+0105	ODEE	n		
	+0106	00FF	Û		
	+0107	OOFF	0		
	+0108	ODEE	ņ		

Figure 3-7. STATE LISTING for Clock, Qualifer, and Data Inputs Test 1

# NOTE

To ensure consistent pattern of F's in listing, use front-panel ROLL keys and knob to scroll through State Listing.

- 7. Disconnect the channels under test from the test connector and connect the next eight channels to be tested.
- 8. Repeat step 6.

~~\*

- 9. Disconnect the pod of channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to System Configuration and repeat steps 3 through 9 until all the pods have been tested.
  - a. Move the cursor to MACHINE 1 by using front-panel knob and SELECT key.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

# 3-10. Clock, Qualifier, and Data Inputs Test 2

#### **Description:**

This performance test verifies the setup and hold time specification for the rising edg transition of all clocks on the HP 1650A/51A.

# Specification:

Setup Time: Data must be present prior to clock transition, >= 10 ns.

Hold Time: Data must be present after rising clock transition, 0 ns.

#### Equipment:

Pulse Generator Oscilloscope Test Connectors (figure 3-1)

#### **Procedure:**

1. Connect the HP 1650A/51A and test equipment as in figure 3-8.



Figure 3-8. Setup for Clock, Qualifier, and Data Inputs Test 2

# NOTE

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for output in figure 3-9.



Figure 3-9. Waveform for Clock, Qualifier, and Data Inputs Test 2

- 3. Assign the pod under test to Analyzer 1 in the System Configuration menu as in previous test figure 3-4.
- 4. Assign appropriate clock, rising clock transition and all channels of the pod under test to label in the STATE FORMAT SPECIFICATION as in previous test figure 3-5.
- 5. Set up the STATE TRACE SPECIFICATION for Single Trace mode, without sequencing levels and Count Off as in figure 3-10.

-		
	INCHINE 1 - State Trace Specification Trace mode Single	
	Sequence Levels	Armed by
	→ Hhile storing 'anystate'	Pun
		Branchet
	Etern innuctato	Oft
	2 Store angetate	
	0	
		Prestore
		110
	Label > POD 1 Base > He. B b c c d (X)>V (X)>V (X)>V (X)>V (X)>V (X)>V (X)>V (X)>V (X)>V (X)>V	

Figure 3-10. STATE TRACE SPECIFICATION for Clock, Qualifier, and Data Inputs Test 2

# NOTE

This is the power-up default condition of this menu.

#### HP 1650A/51A PERFORMANCE TESTS

6. Press RUN. The **STATE LISTING** will be displayed and will list 0's for the channels under test as in figure 3-11.

MACHINE	I - STAFE LISTING		
Mandana			
narkers			
Label	<u> </u>		
D B S B	HE		
+0000	0000		
+0001	0000		
+0002	0000		
+0003	ΟΟŬŬ		
+0004	0000		
+0005	0000		
+0006	0000		
+0007	0000		
+000B	0000		
+00119	1000		
+0010	0000		
+0011	0000		
+0012	1000		
+0013	0000		
	1000		
+0015	0000		

Figure 3-11. STATE LISTING for Clock, Qualifier, and Data Inputs Test 2

- 7. Disconnect the channels under test from the test connector and connect the remaining channels of the pod.
- 8. Repeat step 6.
- 9. Disconnect the pod of channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to System Configuration and repeat steps 3 through 9 until all pods have been tested with each clock.
  - a. Move cursor to MACHINE 1 by using front-panel knob.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

# 3-11. Clock, Qualifier, and Data Inputs Test 3 (HP 1650A Only)

#### **Description:**

This performance test verifies the hold time specifications for the falling clock transition of the J, K, M and N clocks on the HP 1650A.

#### **Specification:**

HP 1650A Hold Time: Data must be present after falling J, K, M, and N clock transition, 1 ns.

#### Equipment:

Pulse Generator Oscilloscope Test Connectors (figure 3-1)

#### **Procedure:**

1. Connect the HP 1650A and test equipment as in figure 3-12.



Figure 3-12. Setup for Clock, Qualifier, and Data Inputs Test 3

#### NOTE

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results.

#### HP 1650A/51A PERFORMANCE TESTS

2. Adjust the pulse generator for outputs in figure 3-13. Use double pulse mode of the pulse generator for the clock waveform.



Figure 3-13. Waveform for Clock, Qualifier, and Data Inputs Test 3

- 3. Assign the pods under test to Analyzer 1 in System Configuration as in previous test figure 3-4.
- 4. Assign the falling edge of the appropriate clock and all channels to label as in previous test figure 3-5, with the following pod clock assignments:

Pod 1-J clock, Pod 2-K clock, Pod 3-any clock but L, Pod 4-M clock, Pod 5-N clock.

- 5. Set up the STATE TRACE SPECIFICATION for Single Trace mode, without sequencing levels and Count Off as in previous test figure 3-10.
- 6. Press RUN. The **STATE LISTING** will be displayed and alternate F's and 0's will be displayed as in figure 3-14.

flack ens	I - STATE LISII	NG		
Label	BIT		 	
bare	· Het			
+0000	UUFF			
+0001	0000			
+0002	OUT F COLO			
+0003	0000			
+0004	OUFF DOCO			
+0005	(U)(U)			
+000 <b>0</b>	oo oo			
+000,				
+0000	COOPE			
+0009	0000			
+0010	0088			
+0.011	0000			
+0012	UUFF			
+0013	0000			
+0014	00F3			
+0015	000 <b>0</b>			


- 7. Disconnect the channels under test from the test connector and connect the remaining channels of the pod.
- 8. Repeat step 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.

## NOTE

When testing Pod 3, use any clock source but L clock.

10. Return to System Configuration and repeat steps 3 through 18 until all pods have been tested with each clock.

#### 3-12. Clock, Qualifier, and Data Inputs Test 4

#### **Description:**

This performance test verifies the minimum swing voltages of the input probes  $\epsilon$  the maximum clock rate of the HP 1650A/51A when it is in single phase mode.

#### **Specification:**

Minimum swing: 600 mV peak-to-peak

Clock repetition rate: Single phase is 25 MHz maximum.

Clock pulse width: >= 10 ns at threshold.

#### Equipment:

Pulse Generator Oscilloscope Test Connectors (figure 3-1)

#### **Procedure:**

1. Connect the HP 1650A/51A and test equipment as in figure 3-15.



Figure 3-15. Setup for Clock, Qualifier, and Data Inputs Test 4

### NOTE

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results.

\_\_\_\_\_

- -

2. Adjust pulse generator for the output in figure 3-16. Use double pulse mode of the pulse generator for the clock pulse.



Figure 3-16. Waveform for Clock, Qualifier, and Data Input Test 4

3. Assign pod under test to Analyzer 1 as in previous test figure 3-4.

- -

.....

- 4. Assign appropriate clock, rising clock transition and channels under test to label in **STATE FORMAT SPECIFICATION** menu as in previous test figure 3-5.
- 5. Set up the STATE TRACE SPECIFICATION for Single Trace mode, without sequencing levels, and Count Off as in previous test figure 3-9.
- 6. Press RUN. The **STATE LISTING** will be displayed showing alternate F's and 0's for the channels under test as in figure 3-17.

MACHINE Markers	1 - STATE LISTING	
Label Bate	· BIT · He.	
+0000	OOFF	
+0001	0000	
+0002	00FF	
+000€	0000	
+0004	OOFF	
+0005	0000	
+0006	ÜÜFF	
+0007	000 <b>0</b>	
+0.0016	OOFF	
+0(#19	0000	
+0010	OOFF	
+0011	0000	
+0012	OOFF	
+0013	0000	
+0014	OOFF	
+0015	0000	

Figure 3-17. STATE LISTING for Clock, Qualifier, and Data Inputs Test 4

- 7. Disconnect the channels under test from the test connector and connect the remaining channels.
- 8. Repeat step 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to System Configuration and repeat steps 3 through 9 until all pods have been tested with each clock.
  - a. Move cursor to MACHINE 1 by using front-panel knob.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

#### 3-13. Clock, Qualifier, and Data Inputs Test 5

#### Description:

This performance test verifies the maximum clock rate for mixed mode clocking during state operation of the HP 1650A/51A.

#### **Specification:**

Clock repetition rate: Single phase is 25 MHz maximum With time or state counting, minimum time between states is 60 ns. Both mixed and demultiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by > 50 ns.

#### Equipment:

Pulse Generator Oscilloscope Test Connectors (figure 3-1)

#### Procedure:

1. Connect the HP 1650A/51A and test equipment as in figure 3-18 by connecting channels 0-3 and 8-11 of the pod under test to the lest connector. On the slave clock transition the four bits of the lower byte are transferred to the logic analyzer, and on the master clock transition the four bits of the upper byte are transferred to the logic analyzer.



Figure 3-18. Setup for Clock, Qualifier, and Data Inputs Test 5

## NOTE

In this setup, eight channels are connected to test half of the pod at one time. Ground lead must be grounded to ensure accurate test results.

2. Adjust pulse generator for the output in figure 3-19. Use double pulse mode of the pulse generator for clock waveform.



Figure 3-19. Waveforms for Clock, Qualifier, and Data Inputs Test 5

- 3. Assign the pods under test to **Analyzer 1** in **System Configuration** as in previous test figure 3-4.
- 4. Set up the **STATE FORMAT SPECIFICATION** as in figure 3-20, assigning the falling clock transition as master and the rising transition as slave. Refer to steps below figure if unfamiliar with the menus.

POD I   TTL     Idster I Stare   31	POD I   SLAVE CLOCK     POD I   J1     Instep CLOCK   J1     POD I   J1     Instep I State   J1     Activity	MRCHINE I     - STATE FORMAT SPECIFICATION     Specify Symbols       MRSTEP CLDCK:     SLAVE CLOCF       J1     J1       POD I     J1       Itster I State     J1       Activity		_
HASTEP CLOCK   SLAVE CLOCK     J1   J1     POD I   J1     Itaster I STANE   J1     Activity  IIIII     Label Pol IS   67 0     BIT   + ************************************	HASTEP CLOCK 	HASTEP LLDCK:   SLAVE CLOCK     J1   J1     Itaster i Siare   J1     Itaster i Siare   Itaster i Siare     Activity  tHitItt     Label Poi 15 67 0     BIT   + +++++++++++++++++++++++++++++++++++	MACHINE   - STATE FORMAT SPECIFICATION	(Specify Symbols)
POD I TTL Iloster   STare ActivityIIIII Label Pol IS 57 0 BIT   + +++++++++++++++++++++++++++++++++	POD   TTL Ilaster   Slave Activitylittlitt Label Pol 15 67 0 BIT   + +++++++++++++++++++++++++++++++++	POD 1 TTL Itster 1 Stare Activity	MASTEP CLOCK	SLAVE CLOCK
Label       PDI       15       07       0         BIT       +       ++++++++++++++++++++++++++++++++++++	-011- -011- -011- -011- -011- -011- -011- -011-	Labe       P0       15       07       0       18         -011-       -       + <t< td=""><td>POD 1 TTL III Returningiiii</td><td></td></t<>	POD 1 TTL III Returningiiii	
	-110- -110- -110-	-110- -110- -110- -110- -110- -110-	Label Poi 15 57 0 BIT -Off- -Off-	

Figure 3-20. STATE FORMAT SPECIFICATION for Clock, Qualifier, and Data Inputs Test 5

- a. Press front-panel FORMAT key.
- b. Select Mixed Clocks mode by using the front-panel knob and SELECT key.

- c. Assign falling clock transition to master clock and rising clock transition to slave clock.
- d. Assign all channels to pod under test.
- e. Assign all channels to pod under test by using front-panel knob and SELECT key.
- 5. Set up STATE TRACE SPECIFICATION for Single Trace mode, without sequencing levels, as in previous test figure 3-6, but with Count Off.
- 6. Press RUN. The STATE LISTING will be displayed as in figure 3-21.

THCHINE I - STHIE LISIING	
Markers Dit	
	i i
LODEI DII	
Dase D Het	
+0000 0F0F	
+O(0) 0000	
+0002 0F0F	
+0003 0000	
+001142 0F 0F	
+0005 0000	
	1
4000 CECE	
+000B 0F0F	
40040 0E0E	
+0011 0000	
+0012 0E0E	
+0017 0000	
+001- 0F0F	
+0015 0000	

Figure 3-21. STATE LISTING for Clock, Qualifier, and Data Inputs Test 5

- 7. Disconnect the channels under test from the test connector and connect the remaining channels (4-7 and 12-15) of the pod.
- 8. Repeat step 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to System Configuration and repeat steps 3 through 9 until all pods have been tested with each clock.
  - a. Move cursor to MACHINE 1 by using front-panel knob.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

## 3-14. Clock, Qualifier, and Data Inputs Test 6

#### **Description:**

This performance test verifies the maximum clock rate for demultiplexed clocking during state operation of the HP 1650A/51A.

#### **Specification:**

Clock repetition rate: Single phase is 25 MHz maximum. With time or state counting, minimum time between states is 60 ns. Both mixed and demultiplexed clocking use master-slave clock timing; master clock must follow slave clock by at least 10 ns and precede the next slave clock by > 50 ns.

#### Equipment:

Pulse Generator Oscilloscope Test Connectors (figure 3-1)

#### **Procedure:**

 Connect the HP 1650A/51A and test equipment as in figure 3-22 by connecting channels 0 -7 of the pod under test to test connector.





#### NOTE

In this setup, eight channels are connected to test half of the pod at one time. Ground lead must be grounded to ensure accurate test results. 2. Adjust pulse generator for the output in figure 3-23. Use double pulse mode of pulse generator for clock waveform.



Figure 3-23. Waveforms for Clock, Qualifier, and Data Inputs Test 6

- 3. Assign the pods under test to Analyzer 1 in System Configuration as in previous test figure 3-4.
- 4. Set up the **STATE FORMAT SPECIFICATION** as in figure 3-24, assigning the falling clock transition as master and the rising transition as slave. Refer to steps below figure if unfamiliar with the menus.

Activity Hittitititititi Activity Hittitititititi Lobel Pol 7 07 0	HASTEP_CLOCH   SLAVE_CLOCH     JI   JT     FOD 1   JT     TTL_   Inster_islave_     Activity - Itititititititit   Label Poi 7 07 0     BIT   + ************************************	HACHINE T STATE FORMAT SPECIFICATION	(Specify Symbols)
Activity fiftfffffffff	TT         Hosler_i Slave         Activity         Label Poi 7         07         BIT         +         -0ff-         -0ff-         -0ff-         -0ff-         -0ff-		SLAVE CLOCH
	-011- -011- -011- -011- -011- -011-	Activity Ittitititititi Label Pol 7 07 0	

Figure 3-24. STATE FORMAT SPECIFICATION for Clock, Qualifier, and Data Inputs Test 6

a. Press front-panel FORMAT key.

.....

b. Select Demultiplex clock mode by using the front-panel knob and SELECT key.

- c. Assign falling clock transition to master clock and rising clock transition to slave clock.
- d. Assign all channels to pod under test.
- 5. Set up **STATE TRACE SPECIFICATION** for **Single Trace mode**, without sequencing levels as in previous test figure 3-6 but with **Count Off**.
- 6. Press RUN. The STATE LISTING will be displayed as in figure 3-25.

HACH Mark	IINE 1 - STATE LTSTING ers Oft
Lab	el BIT
Ба	se Herr
+O <b>(</b> )	¢ο FFFF
+00	ði 0000
+(n)	02 FFFF
+10)	02 0000
+00	0-I FFFF
+00	05 0000
<u>+00</u>	<u>06</u> FFFF
±00	<u>07</u> 0000
+00	ÚB FFFF
+00	0 <b>9</b> 0000
+00	IO FFFF
+00	11 0000
4UŬ	12 FFFF
+00	12 0000
+00	14 FFFF
. +00	15 0000

Figure 3-25. STATE LISTING for Clock, Qualifier, and Data Inputs Test 6

- Disconnect the channels under test from the test connector and connect the remaining channels of the pod.
- 8. Repeat step 6.
- 9. Disconnect the pod of data channels under test from the probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to System Configuration and repeat steps 3 through 9 until all pods have been tested with each clock.
  - a. Move cursor to MACHINE 1 by using front-panel knob.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

## 3-15. GLITCH TEST

## **Description:**

This performance test verifies the glitch detection specification of the HP 1650A/51A.

#### **Specification:**

Minimum detectable glitch: 5 ns wide at the threshold.

## Equipment:

Pulse Generator Oscilloscope Test Connector (figure 3-1)

## **Procedure:**

1. Connect the test equipment as in figure 3-26. The clock input is not used for the glitch performance test.



Figure 3-26. Setup for Glitch Test

## NOTE

In this setup, eight channels are connected to test half of the pod at one time. Ground lead must be grounded to ensure accurate test results

2. Set pulse generator for output in figure 3-27.

=	···	
	→ ≤ 20NS →	
	5NS 21.9V DATA	



3. Set up the **System Configuration** menu for assigning pod under test to **Analyzer 1** as in figure 3-28.

Figure 3-28. System Configuration Menu for Glitch Test

- a. Select System Configuration menu. This is power-up default menu.
- b. Set analyzer Type to Timing.
- c. Assign pod under test to Analyzer 1 by using front-panel knob and SELECT key.

MACHINE 1 - TIMING FORMAT SPECIFICATION	Specify Symbols
POD 1 TTL Activity	
Label Pol 15 87 0 BIT -DT- -DT- -DT- -OT- - -OT- - -OT- - -OT- - -OT- - - -OT- - - - - - - - - - - - - -	

Set up the TIMING FORMAT SPECIFICATION menu to assign all bits of pod under test to a label as in figure 3-29.

Figure 3-29. TIMING FORMAT SPECIFICATION Menu for Glitch Test

## NOTE

This is the power-up default mode of this menu.

- a. Turn on label for pod under test by using front-panel knob and SELECT key.
- b. Assign all channels in pod under test to label by using front-panel knob and SELECT key.

5. Set up the TIMING TRACE SPECIFICATION menu as in figure 3-30.

 MACHINE 1 - TIMING TRACE SPECIFICATI	ION	
Armed by	Acquisition mode	Glutch
Label > <u>BIT</u> Base > <u>Hex</u> Find Pattern <del>x ///</del>		
present for 💽 📑 🔅 na 🔤		
Then find Edge or Silleb ####		
011 (C)		

Figure 3-30 TIMING TRACE SPECIFICATION Menu for Glitch Test

- a. Select Single Trace mode.
- b. Set Acquisition Mode to Glitch.
- c. Set Find Pattern to all DON'T CARE (X's) and present for >30.00 r
- d. Set Then find Glitch on all channels.

<b>.</b>		<b></b>
ľ	HACHIUE   - TIMING MOVEFORMS Monters Time X to Trig 0 s [Time 4 to 0 0 s Arcumulate 0ff 0 to Trig 0 s Ht ≯ Narler BIT	
ច្រា	Sec. D1v 100 ns (e1ay 0 5 00)++	
61 61 81		
8] 10 10		
63		

6. Press RUN. The analyzer will acquire data and show glitches on channels under test as in figure 3-31.

Figure 3-31. TIMING WAVEFORMS for Glitch Test

## NOTE

If system clock and data synchronize, glitches may be displayed on the **TIMING WAVEFORMS** menu as valid data transitions.

- 7. Disconnect channels under test and connect remaining eight channels to be tested.
- 8. Repeat step 6.
- 9. Disconnect pod of data channels under test from probe tip assembly and connect the next pod of data channels to be tested.
- 10. Return to System Configuration and repeat steps 3 through 9 until all the pods have been tested.
  - a. Move cursor to MACHINE 1 by using front-panel knob and SELECT key.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

#### 3-16. THRESHOLD ACCURACY TEST

#### **Description:**

This procedure verifies the threshold accuracy within the three ranges stated in the specification.

#### Specification:

Threshold accuracy: 150 mV accuracy over the range -2.0 to +2.0 volts; 300 mV accuracy over the ranges -9.9 to -2.1 volts and +2.1 to +9.9 volts.

#### Equipment:

Power Supply Test Connector (figure 3-1)

#### **Procedure:**

1. Connect the test equipment as in figure 3-32,



Figure 3-32. Setup for Threshold Accuracy Test

## NOTE

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results.

2. Set up the System Configuration menu for assigning pod under test to Analyzer 1 as in figu 3-33.

System Configuration Analyzer 1 Nome [IHCHINE ] Type Timing (Auto-scale)	Analyzer 2 Type 011	Unassigned Pod -	
		Pod 4	

\_\_\_\_

Figure 3-33. System Configuration for Threshold Accuracy Test

- a. Select System Configuration menu. (This is the power-up default menu.)
- b. Assign pod under test to Analyzer 1 by using front-panel knob and SELECT key.

Configure the TIMING FORMAT SPECIFICATION menu for User defined pod threshold of +0.0 V for the pod under test and assign all bits of the pod to a label as in figure 3-34.

HACHINE   _ TIMING FORMAT SPECIFICATION	(Specify Symbols)
POD1	
+ 0 0 V	
Activity	
Label Pol 15 67 0	
-0ff-1	
-0ff-	
<u>-Ofr-</u>	
-0ff-)	
-0f1-	

Figure 3-34. TIMING FORMAT SPECIFICATION 1 for Threshold Accuracy Test

a. Select **TIMING FORMAT SPECIFICATION** menu by pressing front-panel FORMAT key.

- b. Assign User defined pod threshold by using front-panel knob and SELECT key.
- c. Modify label by using front-panel knob and SELECT key.
- d. Assign all bits of pod under test to label by using front-panel knob and SELECT key.
- 4. Configure the TIMING TRACE SPECIFICATION menu for Single Trace mode and Glitch Acquisition mode as in figure 3-35.

(		
	MACHINE   - TINING TPACE SPECIFICATION Trace mode Single Armed by Pin Acquisition mode Glitch	
	Label * BIT Base & He= Find Pattern V:24	
	present for	

Figure 3-35. TIMING TRACE SPECIFICATION for Threshold Accuracy Test

- a. Select TIMING TRACE SPECIFICATION menu by pressing front-panel TRACE key.
- b. Assign Single Trace mode and Glitch Acquisition mode by using the frontpanel knob and SELECT key.
- c. Set FIND Pattern to all DON'T CARE (X's) and present for >30.00 ns.
- d. Set Then find Glitch on all channels.
- 5. Adjust the power supply output for +150 mV.

6. Press RUN. Data displayed on TIMING WAVEFORMS will be all high for the pod under test as in figure 3-36.

· · · · · · · · · · · · · · · · · · ·	HACHINE 1 - TIHING MAVEFORMS     Horkers     Time     Kocumulate     Off     0     Accumulate     Off     0     0     3     At     1     0     1     1     0     1 <tr< th=""><th></th></tr<>	
	BITUQ	

Figure 3-36. TIMING WAVEFORMS 1 for Threshold Accuracy Test

7. Adjust power supply for output of -150 mV.

. . . .

8. Press RUN. Data displayed on the TIMING WAVEFORMS will be all low for the channels under test as in figure 3-37.

MACHINE 1 -	TIMING	WAVI -	EFURMS						
flarkers	Time	1 ( )	to Trug	0	5	Time 🛌	to O	0	
HCCUMUlate	011	0	to Trig į	0	5	At [⊀1	lanker	BIT	
Sec.Div	100 hs		Delay (	0	5		n <b>00</b> 0	ı	
				۹					
BIT OO						_			
BIT 01									
817 02									
BIT 01									
BIT 04								_	
61T 05									
6IT 06									
	-						-		

\* Figure 3-37. TIMING WAVEFORMS 2 for Threshold Test

......

 Return to the TIMING FORMAT SPECIFICATION and change User defined Pod Threshold to +9.9V as in figure 3-38.

 MACHINE   - TIMING FORMAT SPECIFICATION	(Specify Symbols)
POD 5 + 9 9 V Activity Label Pol 15 37 () BIT + -Ofr-	



- a. Select **TIMING FORMAT SPECIFICATION** menu by pressing front-panel FORMAT key.
- b. Change pod threshold level assignment by using front-panel knob and SELECT key.
- 10. Adjust power supply for output of +10.2 V.
- 11. Press RUN. Data displayed on the **TIMING WAVEFORMS** will be all high for the pod under test as in previous figure 3-36.
- 12. Adjust power supply for output of +9.6 V.
- 13. Press RUN. Data displayed on the TIMING WAVEFORMS will be all low as in previous figure 3-37
- 14. Change the User defined Pod Threshold in the TIMING FORMAT SPECIFICATION to -9.9 V as in figure 3-39.

.....

WHEHINE 1 - TIMING FORMAT SPECIFICATION	(Specify Symbols)	<b>-</b>
POD 5 - 9 9 V Activity Label Pol 15 87 0 5IT + -Off-		

Figure 3-39. TIMING FORMAT SPECIFICATION 3 for Threshold Accuracy Test

- a. Select TIMING FORMAT SPECIFICATION menu by pressing front-panel FORMAT key.
- b. Change pod threshold level assignment by using front-panel knob and SELECT key.
- 15. Adjust power supply for output of -9.6 V.
- 16. Press RUN. Data displayed in the **TIMING WAVEFORMS** will be all high for pod under test as in figure 3-36.
- 17. Adjust power supply for output of -10.2 V.
- 18. Press RUN. Data displayed in the **TIMING WAVEFORMS** will be all low for pod under test as in figure 3-37.
- 19. Disconnect the eight channels connected to test connector and connect remaining channels of pod to be tested.
- 20. Repeat steps 14 through 18 and then steps 3 through 13.
- 21. Disconnect pod of data channels under test from probe tip assembly and connect next pod of data channels to be tested.
- Return to System Configuration and repeat steps 2 through 21 until all pods have been tested.
  - a. Move cursor to MACHINE 1 by using front-panel knob and SELECT key.
  - b. Invoke System Configuration by using front-panel knob and SELECT key.

## **3-17. DYNAMIC RANGE TEST**

#### **Description:**

This procedure verifies the dynamic range of the threshold of each pod.

Specification:

Dynamic Range: +/- 10 volts about the threshold.

- ----

Equipment:

Power Supply Test Connector (figure 3-1)

#### **Procedure:**

1. Connect the test equipment as in figure 3-40.



---

\_ \_ \_ \_ \_ \_ \_

Figure 3-40. Setup for Dynamic Range Test

NOTE

In this setup, eight channels are connected to test half of the pod at a time. Ground lead must be grounded to ensure accurate test results.

2. Set up the System Configuration menu for assigning the pod under test to Analyzer 1 as in figure 3-41.

Fiame INACHINE 1	Unasi	agned Pode
Type Timing Type		Pod 2
Auto-scale	'===	Pod 3
Pod	Pod 5	
	[	<u> </u>
		1

Figure 3-41. System Configuration for Dynamic Range Test

- a. Select System Configuration menu. (This is the power-up default menu.)
- b. Assign pod under test to **Analyzer 1** by using front panel knob and **SELECT** key.

Configure the TIMING FORMAT SPECIFICATION menu for User defined pod threshold of -1.0 V for the pod under test and assign all the bits of the pod to a label as in figure 3-42.

POD 5 - 1 0 V Activity Lebel Foi 15 87 0 5IT -017- -	 MACHINE 1 - TIMING FORMAT SPECIFICATION	(Specify Symbols)	
	POD 5 		

Figure 3-42. TIMING FORMAT SPECIFICATION for Dynamic Range Test

a. Select **TIMING FORMAT SPECIFICATION** menu by pressing front-panel FORMAT key.

\_\_\_\_\_

- b. Assign User defined pod threshold by using front-panel knob and SELECT key.
- c. Modify label by using front-panel knob and SELECT key.
- d. Assign all bits of pod under test to label by using front-panel knob and SELECT key.
- 4. Configure the TIMING TRACE SPECIFICATION menu for Single Trace mode and Glitch Acquisition mode as in figure 3-43.

rmed hu Pun	Acquisition model Glitch
ibel BIT	
Sese He-	
nd Pottern XVX	
present for 💽50 r	15
nen find	
Edge	
or.	
Edge	

Figure 3-43. TIMING TRACE SPECIFICATION for Dynamic Range Test

- a. Select TIMING TRACE SPECIFICATION menu by pressing front-panel TRACE key.
- b. Assign Single Trace mode and Glitch Acquisition mode by using the frontpanel knob and SELECT key.
- c. Set Find Pattern to all DON'T CARE (X's) and present for >30.00 ns.
- d. Set Then find Glitch on all channels.
- 5. Adjust the power supply output for +9.0 V.

6. Press RUN. Data displayed on TIMING WAVEFORMS will be all high for pod under test as in figure 3-44.

 ~ <del>_</del> _			<u> </u>						_	
 HACHINE Harker Accumu Sec Di	s s ilate v1	TIMING HA	VEFORMS to Trig to Trig Deley		= S S	r <u>ine k lo l</u> At <u>k Mark</u>	□ ⊢r] <u>B</u> I ΩOFF	n e T		
BIT 00 BIT 01 BIT 02 BIT 02 BIT 04				9						
BIT 05 6IT 06 6IT 07										

Figure 3-44. TIMING WAVEFORMS 1 for Dynamic Range Test

- 7. Adjust power supply for output of -9.0 V.
- 8. Change FORMAT SPECIFICATION for threshold of +1.0 V. Refer to figure 3-41.
- 9. Press RUN. Data displayed on the TIMING WAVEFORMS will be all low for channels under test as in figure 3-45.

flanker Addumu	πt⊤ e		io Trig	\$ 5	Time ·	to O	0 EBIT	<u> </u>
SHC/D1	k <b>[</b> ]00	hs	Delay	ā	<u></u>	000	)	
6IT U				 	<del>،                                     </del>			
BIT 01								
				 				1
BIT OF				 				
BIT 05				 				
6IT <u>06</u>							_	
BIT OT								

Figure 3-45. TIMING WAVEFORMS 2 for Dynamic Range Test

6. Press RUN. Data displayed on TIMING WAVEFORMS will be all high for pod under test as in figure 3-44.

MACHINE	1 - TIMING WAVEFOPMS
Marker	s Time X to Trig 0 \$ Time X to 0 5
Accumu	late Off G to Trig 0 5 At × Harker B[T
Sec/Di	v 100 ns Delay O S . OOFF
(BTL 00	
BIT 01	
8IT 02	
BIT 03	
BIT 04	
BIT OS	
B1T 06	······································
8IT 07	,

Figure 3-44. TIMING WAVEFORMS 1 for Dynamic Range Test

- 7. Adjust power supply for output of -9.0 V.
- 8. Change FORMAT SPECIFICATION for threshold of +1.0 V. Refer to figure 3-41.
- 9. Press RUN. Data displayed on the TIMING WAVEFORMS will be all low for channels under test as in figure 3-45.

HACHINE 1	TIMING WAVEFORMS
Markers Accumulate	Time "to Trig 0's Time "to 0 s 011 0 to Trig 0's At Stherker BIT
Sec,Div	100 ns Delay 0 = 0000
BIT DO	
BIT 01	
BIT 02	
BIT 04	
BIT 05	·
BIT 06	

Figure 3-45. TIMING WAVEFORMS 2 for Dynamic Range Test

[		
Hewlett-Packard Model 1650A/51A Logic Analyzer		Tested by
		Work Order No.
Serial Number		Date Tested
	Recommended Calibratic Interval 24 Months	on s
PARAGRAPH	TEST	RESULTS
3-9	CLOCK, QUALIFIER, AND DATA INPUTS TEST 1	PassedFailedPOD1POD2POD3POD4POD5
3-10	CLOCK, QUALIFIER, AND DATA INPUTS TEST 2	POD 1      POD2      POD3      POD4      POD5
3-11	CLOCK, QUALIFIER, AND DATA INPUTS TEST 3	POD 1 POD 2 POD 3 POD 4 POD 5 POD 5 POD 5
3-12	CLOCK, QUALIFIER, AND DATA INPUTS TEST 4	POD 1 POD 2 POD 3 POD 4 POD 5
3-13	CLOCK, QUALIFIER, AND DATA INPUTS TEST 5	POD 1

Table 3-1. Performance Test Record

PARAGRAPH	TEST	RESULTS
3-14	CLOCK, QUALIFIER, AND DATA INPUTS TEST 6	Passed       Failed         POD1
3-15	GLITCH TEST	POD1      POD2      POD3      POD4      POD5
3-16	THRESHOLD ACCURACY TEST	POD1     POD2     POD3     POD4     POD5
3-17	DYNAMIC RANGE TEST	POD1

## Table 3-1. Performance Test Record (continued)

.

## **SECTION 4. ADJUSTMENTS**

## **Table of Contents**

4-1.	Introduction	4-1
4-2.	Equipment Required	4-1
4-3.	Calibration Interval	4-1
4-4.	Power Supply Adjustment	4-1
4-5.	CRT Monitor Assembly Adjustments	4-3
4-6.	Intensity, Sub-bright, and	
	Contrast Adjustments	4-3
4-7.	Focus Adjustment	4-4
4-8.	Horizontal Phase, Vertical Linearity,	
	and Height Adjustments	4-5
4-9.	System Board Assembly	
	Threshold Adjustment	4-6

# SECTION 4 ADJUSTMENTS

## 4-1. INTRODUCTION

This section provides adjustment procedures for the HP 1650A/51A. The assemblies with adjustments are: the power supply, CRT monitor, and the system board. Figures in this section are the testpoint and adjustment locations for the HP 1650A/51A.

## NOTE

An instrument warm-up of 15 minutes is recommended, but not required, before adjustment procedures are performed.

## 4-2. EQUIPMENT REQUIRED

Equipment required for adjustments is listed in the Recommended Test Equipment table in section 1 of this manual. Any equipment that satisfies the critical specification listed in the table may be substituted for the recommended model.

## WARNING

Read the Safety Summary at the beginning of this manual before performing any adjustment procedures.

## CAUTION

## 4-3. CALIBRATION INTERVAL

The recommended calibration interval for the HP 1650A/51A is two years. The adjustments are set at the factory on assemblies when they are tested. However, adjustments may be necessary after repairs have been made to the instrument. Usually the only assembly that may require adjustments is the assembly that has been replaced. The adjustment procedures are performed with the top cover of the instrument removed. Take care to avoid shorting or damaging internal parts of the instrument.

## 4-4. POWER SUPPLY ASSEMBLY ADJUSTMENT

- 1. Disconnect power cord from HP 1650A/51A. Refer to figure 4-1 or 4-2, depending on the power supply assembly installed, for testpoint and adjustment locations.
- 2. Connect the negative lead of the voltmeter to Power Supply Assembly ground.
- 3. Connect the positive lead of the voltmeter to +5V on the Power Supply Assembly.
- Connect the power cord to the HP 1650A/51A and put power switch in ON position.
- 5. Voltmeter should indicate voltage within the range of +5.050 V to +5.150 V.



6. If voltmeter reading is out of this range, adjust +5 ADJ on Power Supply Assembly to +5.100 V ± .050 V (+5.050 V to +5.150 V).

Figure 4-1. HP 1650A/51A Power Supply Assembly I Testpoints and Adjustment Location



Figure 4-2. HP 1650A/51A Power Supply Assembly II Testpoints and Adjustment Location

## 4-5. CRT MONITOR ASSEMBLY ADJUSTMENTS

## 4-6. Intensity, Sub-bright, and Contrast Adjustment

- 1. Refer to figure 4-3 for adjustment locations.
- 2. Place **TIMING WAVEFORMS** menu on the screen of the HP 1650A/51A, by pressing frontpanel Display key.

## NOTE

This menu is used because it has characters throughout the screen which are watched during the procedures. Any other menu may be used; however, the adjustments may not be as accurate if characters and/or lines are not displayed throughout the screen.

- 3. Set rear-panel INTENSITY to the minimum setting.
- 4. Adjust sweep board Sub-bright control to the lowest setting of brightness where menu is visible on the CRT screen.



Figure 4-3. Adjustment Locations of HP 1650A/51A CRT Monitor Assembly

HP 1650A/51A ADJUSTMENTS

- 5. Turn rear-panel INTENSITY to bring up the intensity level on screen. Screen intensity should be at a comfortable viewing level and the position of both adjustments should be close to mid-range.
- 6. Press RUN and then STOP.
- 7. Adjust CONT so the error message is easily seen.

## 4-7. Focus Adjustment

- 1. Refer to figure 4-3 for adjustment locations.
- Place TIMING WAVEFORMS menu on the screen of the HP 1650A/51A by pressing the frontpanel DISPLAY key.
- 3. Adjust sweep board Focus control for sharp pixels in the center of the screen menu. Note Focus control position.
- 4. Adjust sweep board Focus for sharp pixels at the corners of the screen Note Focus control position.
- 5. Set sweep board Focus control for mid-position between the two positions noted in steps 3 and 4 for best over-all pixel focus.

## 4-8. Horizontal Phase, Vertical Linearity, and Height Adjustments

- 1. Refer to figure 4-3 for adjustment locations.
- 2. Place **TIMING WAVEFORMS** menu on the screen of the HP 1650A/51A by pressing frontpanel DISPLAY key.

## NOTE

This menu is used because it has characters and lines throughout the menu which are watched during the procedures. Any other menu may be used, however, the adjustments may not be as accurate.

- 3. Adjust sweep board H. PHASE to center the menu horizontally on the CRT screen.
- 4. Adjust sweep board V. LIN so top and bottom rows of text are equal in height. Text height should be approximately 1mm.

#### NOTE

The V. LIN and Height adjustments are interactive and may need to be repeated as necessary.

- 5. Adjust sweep board Height to give the screen menu top and bottom borders equal to the side borders of the menu.
- 6. Readjust steps 4 and 5 as necessary for a uniform display of the screen menu.

HP 1650A/51A ADJUSTMENTS

#### 4-9. SYSTEM BOARD ASSEMBLY THRESHOLD ADJUSTMENT

- 1. Disconnect power cord from HP 1650A/51A.
- 2. Connect negative (-) lead of voltmeter to TP GND. Refer to figure 4-4 for testpoint and adjustment locations.
- 3. Connect positive (+) lead of voltmeter to HP 1650A A1TP2, or HP 1651A A1TP3 on the System Board Assembly.



Figure 4-4. System Board Assembly Testpoint and Adjustment Locations

- 4. Connect power cord to logic analyzer and turn instrument power to ON.
- 5. Assign HP 1650A POD 3, or HP 1651A POD 2, to a machine in the System Configuration menu by using front-panel knob and SELECT key.

- 6. Set **User defined Pod Threshold** of the pod assigned in the previous step to **-9.9 V** in the Format Specification menu by using the following steps if unfamiliar with the menus.
  - a. Press front-panel FORMAT key.
  - b. Move cursor to TTL (threshold field) and press SELECT.
  - c. Assign User defined threshold by using front-panel knob and SELECT key.
- 7. Voltmeter readout should indicate voltage within the range of -.975 V to -1.005 V (-.990 V  $\pm$  .015 V).
- 8. Set User defined Pod Threshold of the pod assigned in the previous step to +9.9 V in the Format Specification menu.
- Note voltmeter readout. Voltage reading should be within the range of +.975 V to +1.0005 V (+.990 V ± .015 V).
- 10. If either voltage reading is not within the given range, use the procedure below to adjust the threshold level.
  - a. Set User defined Pod threshold of the pod assigned to -9.9 V.
  - b. Adjust A1R57 for reading of -.9900 V ± .0005 V. Refer to figure 4-3 for adjustment locations.
  - c. Set User defined Pod threshold to +9.9 V.
  - d. Note the difference between this reading and +.9900 V.
  - e. Adjust A1R57 so the difference in step d is halved, ± .0005 V.

EXAMPLES:

If reading is + .9952 V, the difference is .0052 V. Adjust A1R57 for +.9926 V  $\pm$  .0005 V.

If reading is + .9834 V, the difference is .0066 V. Adjust A1R57 for +.9867 V  $\pm$  .0005 V.
#### SECTION 5. REPLACEABLE PARTS

#### **Table of Contents**

5-1.	Introduction	5-1
5-2.	Abbreviations	5-1
5-3.	Parts List	5-1
5-4.	Exchange Assemblies	5-1
5-5.	Ordering Information	5-1
5-6.	Direct Mail Order System	5-2

SECTION 5

## 5-1. INTRODUCTION

This section contains information for ordering parts. Table 5-1 lists the abbreviations used in the parts list and throughout the manual. Table 5-2 lists all replaceable parts for the instrument. Table 5-3 contains the names and addresses corresponding to the code number of the manufacturer. The parts of the disassembled HP 1650A in figure 5-1 are the main replaceable assembles in the HP 1650A/51A.

#### 5-2. ABBREVIATIONS

Table 5-1 lists the abbreviations used in the parts list, the schematics, and elsewhere in this manual. In some cases two forms of the abbreviations are used, one in all capital letters, and one in partial or no capital letters. However, elsewhere in the manual, other abbreviation forms may be used with both lower-case and uppercase letters.

#### 5-3. PARTS LIST

Table 5-2 is a list of replaceable parts and is organized as follows:

- a. Electrical assemblies in alphanumerical order by reference designation.
- b. Chassis-mounted parts in alphanumerical order by reference designation.
- c. Electrical assemblies and their components in alphanumerical order by reference designation.

The information given for each part consists of the following:

- a. Reference designation.
- b. Hewlett-Packard part number.
- c. Part number Check Digit (CD).

- Total quantity (QTY) in Instrument or on
- assembly. The total quantity is given once and at the first appearance of the part number in the list.
- e. Description of the part.

d.

f. Typical manufacturer of part in an identifying five-digit code.

## 5-4. EXCHANGE ASSEMBLIES

Some parts used in this instrument have been set up for an exchange program. This program allows the customer to exchange his faulty assembly with one that has been repaired, calibrated, and performance-verified by the factory. The cost is significantly less than that of a new part. The exchange parts have a part number in the form XXXXX-695XX.

After receiving the repaired exchange part from Hewlett-Packard, a United States customer has thirty days to return the faulty assembly. For orders not originating in the United States, contact the local Hewlett-Packard service organization. If the faulty assembly is not returned within the warranty time limit, the customer will be charged an additional amount. The additional amount will be the difference in price between a new assembly and that of an exchange assembly.

#### 5-5. ORDERING INFORMATION

To order a part in the material list, quote the Hewlett-Packard part number, indicate the quantity desired, and address the order to the nearest Hewlett-Packard Sales/Service Office.

To order a part not listed in the material list, include the instrument part number, instrument serial number, a description of the part (including its function), and the number of parts required. Address the order to the nearest Hewlett-Packard Sales and Service Office.

#### 5-6. DIRECT MAIL ORDER SYSTEM

Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using this system are:

- a. Direct ordering and shipment from the Hewlett-Packard Parts Center in Mountain View, California.
- b. No maximum or minimum on any mail order (there is a minimum amount for parts ordered through a local Hewlett-Packard office when the orders require billing and invoicing).

c. Prepaid transportation (there is a small handling charge for each order).

d. No invoices.

So Hewlett-Packard can provide these advantages, a check or money order must accompany each order.

Mail order forms and specific ordering information are available through your local Hewlett-Packard office. Addresses and telephone numbers are located at the back of this manual.



Figure 5-1. HP 1650A/51A Main Replaceable Parts

## HP 1650A/51A REPLACEABLE PARTS

			REFERE	VCE DESIGNA	TORS		
	- arcombly	г.	-ture	0	-transistor 900-	H -unt	acceled minut
Ř	=assemply ⊨tap motor	FL .	-rose =filter	u i	trinde thyristor	U =111	erecircuit
Бт	=battery	Ĥ.	-hardware	19 ×	resistor	V ~ele	stron tube, glow lamp
C	-capacitor	، L	electrical connector	RT	-thermistor	VR -vo	Itage regulator,
CR	-diade,diade thyristar;		(stationary portion), jack	5 .	=switch;jumper	br	eäkdown diode
DI	varactor -dolau lupo	MD .	Coll,inductor	TR	-transformer -terminal board	Y =CB Y =CB	ble skat
DS	=detay tine ∋annunciater:lamp:LED	P a	electrical connector	TP	etest point	Y =CA	vstel unit/piezo-
Ē	=misc. electrical part	-	(moveable portion), plug		···· F-···	ete	ectric or quartz)
	,						
l							
			AB	BREVIATIONS	3		
		P.114	4			DAID	
AD	wainperes	ECI	remitter coupled loaic	MICPBOC		ROM	≂round stead_oply memory
AC	=alterpating current	ELAS	=elastomeric	MINTR	=meroprocessor =miniature	RPG	=rotary pulse generator
ADJ	-adjust(ment)	EXT	=external	M1SC	emiscellaneous	RX	=receiver
AL	⊨alumnum	F	=fareds,metal film	MLD	=molded	S	=Schottky-clamped;
	=amplifier	EC	(resistor)	MM	=millimeter	SCP	seconds(time)
ANLG	≂analog ≂American National	FG.	composition	MIG	=metal 0×10e =metalio	əvn	controlled rectifier
	Standards Institute	FD	=feed	MTLC	-metallic	SEC	esecond(time);secondary
ASSY	-assembly	FEM	=female	MUX	⇒multiple≠er	SEG	=segment
ASTIG	=astigmatism	FF	=flip-flop	MW	=milliwatt	SEL	-selector
ASYNCHRO	) =asynchronous	FL	=That footnot	N	≂nano(10-3)	SGL	=single _shift
ATTEN	≂artenuator =Åmetican wite dauge	FR	=roamprom =front	NMOS	ano connección so-changet metal.	si	=snut =siluon
BAL	=baiance	FT	-gain bandwidth	11000	okide-semiconductor	SIP	-sinceri -sinale in-line
BCD	≖binary-code decimet		product	NPN	=negative-positive-		package
BD	=board	FW	=full wave		negative	SKT	=skirt
BFH	-buffer	EXD GEN	=11 ted =0 specializer	NPRN	=neoprene	SL	=slide
BRDG	≈Dinary ≂bridge	GND	=generator =ground/ed)	илга	field ceplacement	SLUR	eslotitedi
BSHG	=bushing	GP	-general purpose	NSR	=not separately	SOLD	=solenoid
BW	=bandw(dth	GRAT	=graticule		replaceable	SPCL	∗special
С	⇒ceramic,cermet	GRV	-groove	NUM	=numeric	SQ	=square
C 41	(18519107)	HD	=henries;nign	OBD	-order by description	SHEG	=snift register
CC	=carbrace,carbraron	HOND	=hardened		=outside diameter	STAT	estatic
CCW	=counterrlockwise	HG	=mercur y	OP AMP	-operational amplifier	STD	=standard
CER	=ceramic	HGT	=height	OSC	=oscillator	SYNCHRO	-synchronous
GFM	=cubic feet/minute	HLCL	=helical	P	-plastic	TA	-tantalum
CHAM	-CHOKE	HP	≂norizonitei ⊪Hewlett_Packard	PC	epart or	TC	=tupeaxiai stemperatura coafficient
CHAN	-channel	HP-18	=Hewlett_Packard	PGB	=printed circuit board	TD	-time delay
CHAR	-character		Interface Bus	PD	-power dissipation	THD	=thread(ed)
CM	⊭centimeter	HR	=hour(s)	PF	=picofards	THK	=thick
unos	=complementary metal-	HV H7	=nign voitage =Heitz	P1 Di	≂piug in _piatoid)		=tast point
CMR	acommon mode rejection	1/0	=input/cutput	PLA	=brogrammable logic	TPG	=teping
CNDCT	=conductor	IC.	-integrated circuit		array	TPL	=triple
CNTR	ecounter	ID	=inside diameter	PLST	=plastic	TRANS	=transformer
CON	=connector	INCI	=inch	PNP	-positive-negative-	TRIG	=trigg#r(ed)
CRT	-connact -cathode-ray tube	INCAN	=nciuue(s) )=incandescent	POLYE	epolvester	TRN	=turn(s)
CW	-clock-wise	INP	=input	POS	=pusitive,position	TIL	=transistor-transistor
D	=diameter	INTEN	=intensity	POT	-potentiometer	TX	-transmitter
D/A DAC	=digital-to-analog	INTL	=internal =inverter	POZ)	=pozidfive	U.	-micro(10-9)
240	-orgital-to-analog converter	JFET	=unction field.	PPM	-pear-ro-peak =parts per million	UNREG	<ul> <li>unrequiated</li> </ul>
DARL	-darlington		effect transistor	PRCN	=Drecision	VA	=voltampere
DAT	=data	JKT	=jaci et	PREAMP	=preamplifier	VAC	-volt,ac
DBL	=double	ĸ	=kilo(10-1)	PRGMBL	=programmable	VAR	=variable
DRW	=qecipel referenced to 1mW	1.P	=uuw =nound	PHL	=parallel	400	=voitage-controlled
DC	=direct current	ĹСН	=latch	PSTN	-programmable =bosition	VDC	=volt.dc
DCDR	=decoder	LCL	=local	PT	=point	VERT	=vertical
DEG	=degree	LED	-light-emitting	PW	potted wirewound	VF	<ul> <li>voltage, filtered</li> </ul>
DEMUX	-demultiple⊀er	10	diode	PWA	=power	VS	™V8FSUS
DIA	=oelector =rivameter		=iong slithium	R-S RAM	=reserser standom-access memory	W/	=wa(IS swith
DIP	=dual in-line package	Ϊĸ	=lock	RECT	<ul> <li>rectifier</li> </ul>	W/O	=without
DIV	=division	LKWR	=lock washer	RET	⊲rētainer	ww	=wirewound
DMA	=direct ineliiory access	LS	<li>low power Schottky</li>	RF	=radio frequency	XSTR	-transistor
1090	≠double-poie,	LV M	=low voltage	HGLTR	=regulator	ZNR	≥zener =desses Celsus
DRC	=DAG refresh controller	101	<ul> <li>mega(10-), megonms;</li> <li>meteridistance)</li> </ul>	RK	=register =rack	νu	Fortiorade)
DRVA	=driver	MACH	-machine	AMS	=root-mean-square	۰F	⇒degree Fahrenhe⊧t
		MAX	=ma×imum			°K	≖degree Kelvin

Table 5-1 Reference Designators and Abbreviations.

#### HP 1650A/51A REPLACEABLE PARTS

	Reference Designator	HP Part Number	C D	Qly	Description		Mfr Part Number
	A1 A1 A2 A3 A4	01650-69501 01651-69501 01650-66503 2090-0204 0960-0753	4 5 0 9 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SYSTEM BOARD ASSEMBLY (1650A-80 CHANNEL) SySTEM BOARD ASSEMBLY (1651A-32 CHANNEL) Feyboard Assembly-elastomeric CRT MONITOR ASSEMBLY ROTARY PULSE CENERATOR	28480 28480 28480 28480 28480 28480	01650-69501 01651-69501 0150-66503 2090-0204 0960-0253
	A5 A6 A7 A8 A9	0950-1879 0950-1798 01650-61606 9135-0325 01650-61608	8 6 8 7	1 1 1 5	POWER SUPPLY ASSEMBLY DISC DRIVE ASSEMBLY INTENSITY HOJ ASSEMBLY LINE FILTER/POWER/SWITCH/FUSE ASSEMBLY PROBE TIP ASSEMBLY (1650A-80 CHANNEL)	28480 28480 28480 28480 28480 28480	U950-1879 0950-1798 01650-61606 9135-0325 01650-61608
	H9 B1 F1 F1	01650-61608 3160-0521 2110-0003 2110-0043	7 3 0 8	2 1 1 1	PROBE TIP ASSEMBLY (1651A-32 CHANNELS) FAIT-TUBEA-TAL FUSE 3A 110/120 V FUSE 1 5A 220/240 V	28480 28480 28480 28480 28480	01650-61608 3160-0521 2110-0003 2110-0043
	H1 H2 H3 H4 H5	0535-0113 01650-00203 0515-1035 0535-0056 0515-0374	8 10 1 5	10 2 22 4 12	TINNERHAN HUT NUT PLATE (HANDLE) FLATHD NS N3×ANH (FOOT) LOCKNUT (CRT) PANHD NS N3×IONH (FAN AND REAR PANEL)	28480 28480 28480 28480 28480 28480	0535-0113 01650-00203 0515-1035 0535-0056 0515-0374
	H6 H7 H8 H9 H10	0624-0530 2950-0001 0515-1135 0515-0372 2190-0027	1 8 7 2 6	8 1 4 2 1	SCREW 8-16 (BOTTOM-OUTSIDE) NUTH 1/4×32×.093 (BNC) FLATHD NS N3×25HN PANHD H3×8HN WASHER 256 .478 02 (INT ADJ)	28480 28480 28480 28480 28480 28480	0624-0530 2950-0001 0515-1135 0515-0372 2190-0027
	H11 H12 H1 <i>3</i> H14 H15	2950-0072 2190-0016 2950-0001 1400-0611 01650-82401	ב ג 8 נ ו	1 2 2 1 2	NUTH 1/4-32 .062 WASHER-IL .377 .507 02 (BNC) NUTH 3/8-32 .093 (BNC) CLARP-CABLE (DISC DRIVE) SCREW-SHOULDER (HANDLE)	28480 28480 28480 28480 28480 28480	2950-0072 2190-0016 2950-0001 1400-0611 01650-82401
	MP1 MP2 MP3 MP4 MP5	01650-45201 01650-04901 1460-1345 01650-47701 01650-01202	1 2 5 0 0	1 1 2 2 1	CABINET-HOLDED PLASTIC HANDLE-BALE TILT STAND FOOT-HOLDED PLASTIC BRACKET-GROUND (CRT)	28480 28480 28480 28480 28480 28480	D1650-45201 U1650-04901 1460-1345 U1650-47701 01650-01202
	MP6 11P6 MP7 HP8 11P9	01650-94301 01651-94301 01650-94305 01650-45204 01650-45204	5 6 9 4 0	1 1 2 1	LABEL-HP1650A IDENTIFICATION LABEL-HP1651A IDENTIFICATION LABEL-YEYBOAPD FEYBOARD HOUSING FEYPAD-ELASTOHERIC	28480 28480 28480 28480 28480 28480	01650-94301 01651-94301 01650-94305 01650-45204 01650-45204
	HP10 HP11 HP12 HP13 HP14	01650-45205 01650-46101 5040-8823 01650-00201	5 2 2 1	1 2 1 1	EYBOARD SPHCER NOT ASSIGNED LOCFING PIN-FC BOARD ENDB GRAY REAR PANEL (1650A-80 CHANNEL)	28480 28480 28480 28480 28480	01650-45205 01650-45101 5040-8823 01650-00201
	MP14 MP15 NP16 MP17 NP18	01651-00201 5080-2054 01650-04101 01650-84501 01650-94303	- 3 4 6 7	1 1 1 1	REAR PHNEL (1551A-32 CHANNEL) LABEL CSA CEPTIFICATION COVER-TOP POUCH (TOP COVER) LABELS-FIVE PROBES	28480 28480 28480 28480 28480 28480	01651-00201 5080-2054 01650-04101 01650-84501 01650-94303
	MP19 MP20 P1	01650-29101 01650-25401 01850-83202	6 2 0	1 1 1	SPRING GROUND INSULATOR-DISC DPIVE RS-232-C LOOFBACK CONNECTOR	28480 28480 28480	01650-29101 01650-25401 01650-63202
	W1 W2 W3 W4 W5	01650-61601 01650-61612 01650-61604 01650-61605 01650-61605	97273	1 1 2	CABLE-SWEEP CABLE-DC POWER SUPPLY CABLE-DISC DFIVE CABLE-BNC-J12 CABLE-BNC-J12	28480 28480 28480 28480 28480 28480	01650-61601 01650-61612 01650-61604 01650-61605 01650-61605
	ሠ6 ፡ ሠ7 ሠ7 ພ8	01650-61602 01650-61607 01650-61607 01650-61607	0 5 5 4	1 5 2 1	CABLE-AC LINE FILTER CABLE-PROBE 1550A-80 CHANNELS CABLE-PROBE 1551A-32 CHANNELS CABLE-INTENSITY ADJ	28480 28480 28480 28480 28480	U1650-61602 D1650-61607 D1650-61607 D1650-61606
	M8 M8 M8 M8	8120-1521 8120-1703 8120-0696 8120-1692 8120-1692 8120-2296	6 6 4 2 4	1 1 1 1	CABLE-POWER (STANDARD INSTRUMENT) CABLE-POWER (DPTION 900-UK) CABLE-POWER (OPTION 901-AUSTL) CABLE-POWER (OPTION 902-EUR) CABLE-POWER (OPTION 906-SWIT)	28480 28480 28480 28480 28480 28480	8120-1521 8120-1703 8121-0696 8120-1692 8120-2296
	M 9 M 9	8120-2957 8120-4600	4 8	1 1	CABLE-POWER (OPTION 912-DEN) CABLE-POWER (OPTION 917-AFRICA)	28480 28480	8120-2957 8120-4600
	A9 A9A L	01650-61608 01650-82101	6 8	17	PROBE TIP ASSEMBLY PROBE LEAD	28480 28480	01650-61608 01650-82101
ļ							

#### Table 5-2. Replaceable Parts (Cont'd)

See introduction to this section for ordering information

#### HP 1650A/51A REPLACEABLE PARTS

Reference Designator	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A9A2 A9A3	01650-82102 01650-82103	9 0	1 2	GROUND LEAD - LONG GROUND LEAD - SHORT	28480 28480	01650-82102 01650-82103
			ţ			
			ŀ			
					E	

## Table 5-2 Replaceable Parts (Cont'd)

See introduction to this section for ordering information

Mír No.	Manufacturer Name	Address	Zip Code
C0633 S0167 00000 01121 01281 0215 02111 04713 06655 07263 154546 154546 25463 27167 28480 154546 25463 27167 28480 15585 34549 352763 55289 72136 75915	RIFA FUJITEU LTD ALV SATISFACTORY SUPPLIER ALLEN-BRADLEY CO TRW INC SEMICONDUCTOR DIV TEXAS INSTR INC SEMICONDUCTOR DIV SPECTRON LELECTRONICS COPP MOTOROLA SEMICONDUCTOR PRODUCTS PRECISION MONOLITHICS INC FAIRCHILD SEMICONDUCTOR DIV VARO SEMICONDUCTOR INC AMETER/RODRH DIV MEPCO/ELECTRA CORP CORNING CLASS WORKS (BRADFORD) N V. PHILIPS-ELCOMD DEPARTMENT CORNING CLASS WORKS (BIADFORD) N V. PHILIPS-ELCOMD DEPARTMENT CORNING CLASS WORKS (BIADFORD) N V. PHILIPS-ELCOMD DEPARTMENT CORNING CLASS WORKS (BIADFORD) N V. PHILIPS-ELCOMD DEVICES INC INTEL CORP STETTMER ELECTRONICS INC SPRAGUE ELECTRONICS INC SPRAGUE ELECTRONICS INC SPRAGUE ELECTRONICS INC HELETRO NOTIVE CORP BECKMAN INSTRUMENTS INC HELIPOT DIV LITTELFUSE INC	BROMMASETOKYOJPMILWAUKEEMILAWNOALECADALLASTXCITY OF INDCAPHOENIXAZSANTA CLARACACARLANDTXCARLANDTXCARLANDTXBRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPABRACFORDPACARTHANDIACASOMERVILLENJSUNNYVALECAHOUNTAIN VIEWCACHATTHANOUSATNNORTH ADARSNAFLORENCESCFULERTONCADES PLAINESIL	53204 90260 75222 91745 85008 95050 94042 75040 92806 76067 76067 76067 76067 76067 16701 0287B 28401 94304 94304 94304 94304 94305 13035 01247 06226 92634 60015

Table 5-3. List of Manufacturers' Codes

#### SECTION 6. SERVICE

#### **Table of Contents**

6-1.	Introduction
6-2.	Safety Considerations
6-3.	Logic Convention
6-4.	Block Level Theory
	of Operation
6-5.	Data Acquisition 6-3
6-6.	Arming Control 6-3
6-7.	Memory 6-3
6-8.	CRT Controller 6-3
6-9.	Disc Control
6-10.	Keypad and Knob Interface
6-11.	RS-232-C Interface
6-12.	Power Supply 6-4
6-13.	Troubleshooting
6-14.	Troubleshooting Flowcharts 6-6
6-15.	Power Supply Voltages Check 6-14
6-16.	CRT Monitor Signals Check 6-16
6-17.	Disc Drive Signals Check 6-18
6-18.	Keyboard Signals Check 6-19
6-19.	Extended Self Tests 6-21
6-20.	Data Acquisition Self Test 6-23
6-21.	RS-232-C Self Test 6-24
6-22.	External Trigger Self Test 6-25
6-23.	Keyboard Self Test 6-26
6-24.	RAM Self Test 6-27
6-25.	ROM Self Test 6-28
6-26.	Disc Drive Self Test 6-29
6-27	Cycle Through Tests 6-30
6-28.	Auxiliary Power Supply 6-31
6-29	Assembly Removal and
	Installation 6-32
6-30.	Removal and Replacement of
	System Board Assembly 6-32
6-31.	Removal and Replacement of
	Disc Drive 6-33
6-32.	Removal and Replacement of
	CRT Monitor Assembly 6-33
6-33.	Removal and Replacement of
	Power Supply 6-34
6-34.	Removal and Replacement
	of Fan 6-35
6-35.	Removal and Replacement of
	Keyboard

## SECTION 6 SERVICE

#### **6-1. INTRODUCTION**

This section provides troubleshooting information for isolating a faulty assembly. Procedures are also provided for removing and installing the mainframe components of the HP 1650A/51A. Relative locations of the replaceable frame components are in figure 6-1, a top view of the HP 1650A/51A with the top cover removed.

#### 6-2. SAFETY CONSIDERATIONS

Read the Safety Summary at the front of this manual before servicing the instrument. Before performing any procedure, review it for cautions and warnings.

## WARNING

Maintenance should be performed by trained service personnel aware of the hazards involved (for example, fire and electrical shock). When maintenance can be performed without power applied, the power should be removed from the instrument.

#### **6-3. LOGIC CONVENTION**

Logic states are defined as follows:

- 0 False, negated, inactive, or unasserted state.
- 1 True, active, or asserted state.

Voltage levels representing logic states are as follows:

LOW (L) The more negative of two voltage levels.

HIGH (H) The more positive of two voltage levels.

Signals may be either HIGH true, or LOW true. The HP 1650A/51A contains both TTL and ECL ICs. Worst case voltage levels for troubleshooting and signature analysis are as follows (IC data sheet specifications may be more accurate):

#### TTL VOLTAGE LEVELS

Level	Voltage
LOW	less than 0.8 V
HIGH	greater than 2.0 V

#### ECL VOLTAGE LEVELS

Level	Voltage
LOW	less than -1.50 V
HIGH	greater than -1.10 V

Because ECL inputs are pulled down inside the IC, an unconnected ECL input is low. ECL outputs may be tied together the same way as open-collector TTL outputs. Thus, they may be wire-ANDed or wire-ORed.

2
la manana and

Never remove or install any circuit board with the instrument power ON. Component damage may occur.

## WARNING

Hazardous voltages exist on the power supply, the CRT, and the display sweep board. To avoid electrical shock, the following procedures should be closely adhered to. Wait at least three minutes for the capacitors on the power supply and sweep boards to discharge before servicing this instrument.



Figure 6-1. Replaceable Module and Cable Locations (Top Cover Removed)

6-2

# 6-4. BLOCK LEVEL THEORY OF OPERATION

The HP 1650A/1651A is an 80/32 channel state and timing logic analyzer. The human interface is a front-panel keypad and knob for instrument control and 9" (diagonal) white phosphor CRT for information display. Available on the rear panel is an RS-232-C port for communication to a printer or from a controller. Also on the rear panel are two BNCs for input or output of an external trigger.

The System Assembly Board is built around the 68000 microprocessor and powerful data acquisition ICs that probe, shape, store, and analyze data from a target system. An acquisition interface to the 68000 makes the data acquisition system fully compatible with the architecture of the 68000 microprocessor. The System Assembly Board contains the necessary circuitry to interface the keypad, CRT monitor, disc drive, and RS-232-C port

#### 6-5. Data Acquisition

The data acquisition system consists of the data acquisition pods, acquisition ICs, and the interface to the 68000. The interface to the target system is through any of the data acquisition pods. There are five pods available on the HP 1650A (80 channels) and two pods available on the HP 1651A (32 channels). Each pod contains 16 input data probes and one external clock input for state mode measurements. The data probes can be used for state or timing measurements.

Each probe pod assembly consists of 17 twelve-inch twisted pairs of probe and tip assemblies that plug into a pod. This houses one end of a four and one-half (4.5) foot woven cable. The other end of the woven cable terminates at the rear panel of the logic analyzer. The woven cable consists of 17 nichrome signal lines, 34 signal return lines and 2 power supply lines All are woven together with polyaramid yarn.

Each probe input has an input impedance of 100 K ohms in parallel with approximately 6 pF. Probe can be grounded in two ways:

with a common pod ground for state mode measurements, or a probe tip ground for higher frequency measurements.

The input signals are attenuated by a factor of 10 in the passive probe. The signals are applied to a comparator where they are compared against a voltage threshold to determine if the voltage level is above or below the threshold level. The comparator then shapes the single-ended signal and outputs it at an ECL level to the acquisition IC. The input data is then stored at the acquisition IC.

#### 6-6. Arming Control

The two BNCs on the rear panel are J11 and J12 and are used for arming control of the HP1650A/51A acquisition ICs. An arm signal may be output from the ICs to the EXTERNAL TRIGGER OUTPUT, J12, or input to the ICs from EXTERNAL TRIGGER INPUT, J11.

#### 6-7. Memory

The memory of the HP 1650A/1651A has three separate memories: one ROM and two RAM memories. The system (EP)ROM is 16K long by 8 wide and is used primarily for booting up the system and self-test storage. The system (D)RAM is 64K long by 4 wide and contains the operating system and the acquired data from the target system. Since the RAM is a volatile memory, the operating system is loaded at each power-up of the instrument via the built-in disc drive and a minifloppy disc.

The display (D)RAM is 64K long by 4 wide and is cycle-shared between the 68000 and the display refresh circuitry. This is why the display bus is separate from the local bus. The two buses are separated by a set of address multiplexers and data buffers.

#### 6-8. CRT Controller

The CRT controller provides the sync and timing signals needed by the CRT Monitor Assembly to drive the CRT.

The controller generates four signals: horizontal sync, vertical sync, display enable and a 6.25 kHz signal. The horizontal and vertical sync signals are applied to the CRT monitor assembly and to display PALs. The display PALs use the sync signals to generate the timing signals for the display RAM.

The CRT Monitor Assembly consists of the sweep board circuitry, a 9-inch white phosphor display CRT, and the CRT yoke. The assembly requires +5 and +12 volts, which it receives from the power supply via the System Board Assembly.

#### 6-9. Disc Controller

The disc controller performs the necessary functions for reading or writing data to the built-in disc drive of the HP 1650A/51A. The disc controller interface to the 68000 is an 8-bit bidirectional bus for data, status, and control word transfers.

The built-in disc drive is a 3.5 inch doublesided Sony disc drive. Its main features are low power consumption, low height, and high reliability with simple mechanism and electronic circuitry.

#### 6-10. Keypad and Knob Interface

The keypad and knob interface provide the circuitry to latch and send the keypad and knob data to the 68000.

The keypad of the HP1650A/51A is elastomeric and each key has a single function.

#### 6-11. RS-232-C Interface

The controlling IC of the RS-232-C interface is a Signetics SCN2661 Enhanced Programmable Communications Interface (EPCI), a universal synchronous/ asynchronous receiver/transmitter (USART) data communications IC.

The SCN2661 serializes parallel data from the 68000 for transmission. At the same time, it also receives serial data and converts it to parallel data characters for input to the 68000.

The IC contains a baud rate generator which can be programmed from the HP1650A/51A I/O menu for one of eight baud rates. Protocol, word length, stop bits length, and parity are also programmed via the I/O menu.

The DS14C88 and DS14C89 are line drivers/receivers used by the HP 1650A/51A for interface of terminal equipment with data communications equipment. Slew rate control is provided on the ICs eliminating the need for external capacitors.

#### 6-12. Power Supply

The power supply is a 120W switching power supply. It has a dc output power connector and cable which connects to the System Board Assembly of the HP 1650A/51A. The ac input range to the power supply is 115V or 230V with the maximum power of 200W when operating at 48-66 Hz.

The power module supplies all necessary voltages to the System Board Assembly. The voltages necessary for operating the Disc Drive and Sweep/CRT/Yoke Assembly are also supplied by the power supply via the System Board Assembly



6-5

۱.

#### 6-13. TROUBLESHOOTING

#### 6-14. Troubleshooting Flowcharts

The troubleshooting flowcharts will help isolate trouble in the HP 1650A/51A to the module level. Several tables following, and the disassembly procedures preceding the charts, will help with troubleshooting. The circled numbers on the first chart indicate the entry point of the next flow-chart for isolating a problem.



Figure 6-3. General Trouble Isolation Flowchart for HP 1650A/51A



Figure 6-4. Trouble Isolation Chart for HP 1650A/51A Fan/Fuse



Figure 6-5. Trouble Isolation Flowchart for HP 1650A/51A Power Supply



e 6-6. Trouble Isolation Flowchart for HP 1650A/51A CRT Monitor



Figure 6-7. Trouble Isolation Flowchart for HP 1650A/51A Keyboard



Figure 6-8. Trouble Isolation Flowchart for HP 1650A/51A Disc Drive



Figure 6-9. Trouble Isolation Flowchart for HP 1650A/51A Data Acquisitio



Figure 6-10. Trouble Isolation Flowchart for HP 1650A/51A RS-232-C



Figure 6-11. Trouble Isolation Flowchart for HP 1650A/51A Trigger BNCs

#### NOTE

For troubleshooting information for auxiliary power, refer to Auxiliary Power Supply in this section.

#### 6-15. Power Supply Voltages Check

- 1. Remove top cover from instrument.
- 2. Refer to figures 6-12 and 6-13 for locations of power supply test points.
- Check voltages on power supply test points for voltages printed on power supply PC board.
- 4. The power supply can be isolated to check output voltages with the following steps.
  - a. Remove power cable from instrument.
  - b. Disconnect cable W2 from power supply as in figure 6-12.
  - c. Load +5 V supply with resistor (see Recommended Test Equipment in section 1). Use alligator clips to connect one end of the resistor to any pin 1-4, and the other end to any pin 5-8.
  - d. Connect power cable and check for voltages in table 6-1.



Figure 6-12 Location of Power Supply Assembly I Test Points



Figure 6-13. Location of Power Supply Assembly II Test Points

PIN	SIGNAL	PIN	SIGNAL
1	+5.1 V	11	-5.2 V
2	+5.1 V	12	GROUND
3	+5.1 V	13	+12 V
4	+5.1 V	14	GROUND
5	GROUND	15	-12 V
6	GROUND	16	GROUND
7	GROUND	17	+12 V
8	GROUND	18	-5.2 V
9	+3.5 V	19	+15.5 V
10	GROUND	20	GROUND

Table 6-1. Power Supply Voltages

#### 6-16. CRT Monitor Signals Check

- 1. Remove top cover from instrument.
- 2. Check W1 for signals listed in table 6-2. Refer to figure 6-14 for cable location. The dynamic video signals HFB and HHB are single-ended TTL inputs. Check for activity these pins. Table 6-3 is the truth table for these signals.

PIN	SIGNAL DESCRIPTION	PIN	SIGNAL DESCRIPTION
1 3 5 7 9 11	+5 V GROUND +12 V +12 V +12 V +12 V HVSYNC	2 4 6 8 10 12	+12 V GROUND GROUND GROUND HHSYNC +12 V
13 15 17 19	RCUND GROUND GROUND GROUND	14 16 18 20	NC НFВ ННВ +5 V

Table 6-2.	CRT	Monitor	Cable	Pin	Assianments
	-				5

Table 6-3. HFB and	ННВ	Truth	Table
--------------------	-----	-------	-------

HFB	HHB	Video Output
0	0	Off
0	1	Half-bright
1	0	Full-bright
1	1	Full-bright



Figure 6-14. CRT Monitor Cable, W1, and Disc Drive Cable, W3, Locations

#### 6-17. Disc Drive Voltages Check

- 1. Remove top cover from instrument.
- 2. Run repetitive disc drive self test. Refer to paragraph 6-26.
- 3. Remove disc drive cable from disc drive.
- 4. Check disc drive cable for voltages listed in table 6-4 Refer to figure 6-1 for cable I

PIN	SIGNAL DESCRIPTION	PIN	SIGNAL DESCRIPTION
1	CHANGE RESET (+5 V)	2	DISC CHANGE
3	+5 V	4	IN USE
5	+5 V	6	DRIVE SELECT3 (+5 V)
7	+5 V	8	INDEX
9	+5 V	10	DRIVE SELECTO
11	+5 V	12	DRIVE SELECT1
13	GROUND	14	DRIVE SELECT2 (+5 V)
15	GROUND	16	MOTOR ON
17	GROUND	18	DIRECTION
19	GROUND	20	STEP
21	GROUND	22	WRITE DATA
23	GROUND	24	WRITE GATE
25	GROUND	26	TRACK 00
27	GROUND	28	WRITE PROTECT
29	+12 V	30	READ DATA
31	+12 V	32	HEAD SELECT
33	+12 V	34	READY

Table 6-4. Disc Drive Cable Signals

~~~~~	ž
CAUTION	ł
	ž

The connector of the disc drive is marked with an arrow at pin 34 of connector. The end of disc drive cable is marked at pln 1 of cable. DO NOT MATCH ARROWS OF CABLE AND CONNECTOR WHEN CONNECTING DISC DRIVE CABLE TO DISC DRIVE. DISC DRIVE DAMAGE WILL OCCUR.

## 6-18. Keyboard Signals Check

- 1. Remove top cover from instrument.
- 2. Refer to power supply disassembly procedure in this section and remove power supply.
- 3. Remove the four screws attaching the key board to the front panel.
- 4. Allow keyboard to fall forward from the front panel as in figure 6-15.
- 5. Replace power supply, reconnect power supply cables, and apply power to the instrument.



Figure 6-15. HP 1650A/51A Keyboard Position for Trouble Isolation

6. The row scan signal of 250 Hz is present at all times. This signal is found on pins 14 through 20 of keyboard cable connector. The same signal is on pins 3 and 9 through 13 only when a key is being pressed. Refer to table 6-5 for all signals going to and from the keyboard.

PIN	SIGNAL	PIN	SIGNAL
1	GROUND	2	GROUND
3	COLUMN DATA*	4	+5 V
5	GROUND	6	RPG2
7	RPG1	8	NC
9	COLUMN DATA*	10	COLUMN DATA*
11	COLUMN DATA*	12	COLUMN DATA≯
13	COLUMN DATA*	14	250 Hz
15	250 Hz	16	250 Hz
17	250 Hz	18	250 Hz
19	250 Hz	20	250 Hz

Table 6-5. Keyboard Cable Voltages and Signals

\* Row scan signal of 250 Hz is on these pins only when a key in the corresponding column is pressed.

- 7. To determine whether keypad or keyboard is faulty when random key is not operting, short key (with paper clip or screwdriver) and look for signal on appropriate pin
- 8. Refer to table 6-6 for voltages on RPG connector.

PIN	VOLTAGE
1	TTL Pulse*
2	GROUND
3	TTL Pulse*
4	NC
5	+5 V

Table 6-6. RPG Connector Voltages

\* When RPG is rotated.

## 6-19. EXTENDED SELF TESTS

The extended self tests are used for isolating problems in the HP 1650A/51A. The self tests may be invoked from any menu by pressing the front-panel I/O key. The pop-up I/O menu appears on-screen with the following choices:

- \* Exit
- \* Print Screen
- \* Print All
- \* Disc Operations
- \* RS-232-C Configuration
- \* External BNC Configuration
- \* Self Tests
- 1. Move the cursor to \* **Self Tests** by using the front-panel knob and then press SELECT. Another pop-up menu will appear as in figure 6-16.

·····

\_\_\_\_\_

l I	Analyzer 1 Analyzer 2
	HP1650/51 Self Tests
	The HP165% self test are loaded from dist ine process [] af running self test DESTROYS the current configuration and data Please put in a moster disc to run selftest
	(Cancel) (Pun Seiftest)



#### NOTE

This is the initial menu of the self-tests which informs that all current configurations and data in the logic analyzer will be destroyed when the self tests are implemented. Because the self tests are contained on the operating system disc, the operating system disc (or a copy of it) must be inserted into into the disc drive before continuing. \_\_\_\_

- 2. Insert operating system disc (or copy of it) into disc drive.
- Move cursor to Run Selftest or Start Self Test with front-panel knob and press SELECT. After loading the self tests, the HP 1650A/51A Self Tests menu will be displayed as in figure 6-17.

#### NOTE

A message will appear on-screen indicating the HP 1650A/51A is loading the test system file before the menu is displayed.

Votested	→ Data Acquisition	
Intested	+ RS-272-C	
Untested	<ul> <li>Esternal Trioger SNC;</li> </ul>	
Untested	► Feuboard	
Unlested	⇒ PÄM	
Untested	* POM	
Untested	+ Disc Drive	
	<ul> <li>Cycle through tests</li> </ul>	

Figure 6-17. HP 1650A Self Tests Menu

4. To leave the HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT. The HP 1650A/51A will reload the operating system and display the default System Configuration menu.

## NOTE

Operating system disc (or copy of it) must be in disc drive for reloading after extended self tests.

## 6-20. Data Acquisition Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to Data Acquisition and press SELECT. Menu and description will be displayed as in figure 6-18.

Data Acquisition Self	Test (Done
Verifies the function	onality of
ley elements of the	Internol
acquisition system	
	run≞ fatiur
Pod I Rod D	" U
Pod 2	
Pad 4	ŭ
Pod 5	0
Single test	(Pepetitive tes

Figure 6-18. Data Acquisition Self Test Pop-up Menu

- 2. Move cursor to Single test or Repetitive test and press SELECT.
- 3. If running repetitive test, press front-panel STOP key to end test. The number of runs and failures will be displayed in the menu as in figure 6-19.
- 4. To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT.

Deta Acquisition Self Test     Done       Pasted     Verifies the functionality of       United     Leg elements of the internal       United     acquisition system       Pasted     Pod 1       Pasted     Pod 2       Pasted     Pod 3       Pod 4     0       Pod 5     0       Single test     Pepetitive test	HP165	OB/51A Self Tests	(Dane)
	Passed Unites Unites Passed Fasted Fasted	Data Acquisition Self Test Verifies the functionality of Reg elements of the internet acquisition system Pod 1 Pod 2 Pod 3 Pod 4 Pod 5 Single test	Done of runs täilures 5 n 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 6-19. Runs and Failures of Repetitive Data Acquisition Self Test

#### 6-21. RS-232-C Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to RS-232-C and press SELECT. Menu and description will be displayed as in figure 6-20.

	<b>RS-232-C Self Test</b> Verifies the function <b>e</b> the PS-252-C driver and	i Lity of d continuity	Done	
1	of the PS-232-C data p	aths		
	Connect the PS-232-C 10 connector to the RS-232	oopback 2—C oort		
1	before beginning this	test		
1		runa	failures	
	Internal loop back E termal loop back	ņ	0	
_				
	single test)	(Repetiti	ve test)	

Figure 6-20. RS-232-C Self Test Pop-up Menu

2. Connect RS-232-C loopback connector to rear-panel RS-232-C receptacle.

#### NOTE

RS-232-C loopback connector is an accessory supplied with the HP 1650A/51A.

- 3. Move cursor to Single test or Repetitive test and press SELECT.
- 4. If running repetitive test, press front-panel STOP key to end test. The number of runs and failures will be displayed in the menu.
- 5. To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT.

#### 6-22. External Trigger BNCs Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to External Trigger BNCs and press SELECT. Menu and description will be displayed as in figure 6-21

tesi tesi tesi	External Trigger BNCs Self Verifies the functional External trigger input an BHCs on the rear panel Connect a BHC cable from BNC to the input BHC before	Test ( ty of the ad output the output one beginning	<u>Dane</u> )
itesi itesi	inis test Ekternal Triager BNUs	runs ( O	allure≘ O
0	Single test)	Repetitiv	e test)

Figure 6-21. External Trigger BNCs Pop-up Menu

- 2. Connect rear-panel BNC connectors to each other with a BNC cable.
- 3. Move cursor to Single test or Repetitive test and press SELECT.
- 4. If running repetitive test, press front-panel STOP key to end test. The number of runs and failures will be displayed in the menu.
- 5. To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT.

#### 6-23. Keyboard Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to Keyboard and press SELECT. Men description will be displayed as in figure 6-22.

	Keyboard Self Test	Done	
Jntes Jntes	Versifies the key closures and		
Intes	knob operation on the front		
Jntes	panel system		
Intes			
Intes			
Jntesi		( <u>Execute</u> )	

Figure 6-22. Keyboard Self Test Pop-up Menu

- 2. Move cursor to Execute and press SELECT.
- 3. Press all keys on keypad and rotate front-panel RPG knob to verify proper operation.
- 4. Press front-panel STOP key twice to return to Keyboard Self Test menu.
- 5. To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT.

#### 6-24. RAM Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to RAM and press SELECT. Menu and description will be displayed as in figure 6-23.

_			
	RAM Self Test	Oone	Ð
Unte≘¶	Verifies the operation of system		
Untes	PAH and display PA	m	
Untest		runs feilur	-es
Untest	RAM test	0 0	
Untest			
Untest			
Untest		(Repotition to	50
	stingre test	Crepetricite tes	<u> </u>

Figure 6-23. RAM Self Test Pop-up Menu

- 2. Move cursor to Single test or Repetitive test and press SELECT.
- 3. If running repetitive test, press front-panel STOP key to end test. The number of runs and failures will be displayed as in figure 6-24.
- 4. To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT.

	51A Self Tests		Done
Passed	RAM Self Test Verifies the operation of RAM and display RAM	 System	D
Untesi Untesi Passed	PAII test	runs failur 4 0	es
Failed	Single test)	(Repetitive tes	ו

Figure 6-24. Runs and Failures of Repetitive RAM Self Test

#### 6-25. ROM Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to ROM and press SELECT. Menu and de scription will be displayed as in figure 6-25.

\_\_\_\_\_

HP1650	R/51A Self Tests		Oone
Unte:	ROM Self Test Verifies the opera	Don ation of sustem POM	<u>ه</u>
Untest			
Untest Untest		runa feilu	res -
Untest	PON test	0 0	
Unte≘i			
Unte≘1	(Single test)	(Repetitive te	st
L			$\Box$

Figure 6-25. ROM Self Test Pop-up Menu

- 2. Move cursor to Single test or Repetitive test and press SELECT.
- If running repetitive test, press front-panel STOP key to end test. The number of runs and з. failures will be displayed as in figure 6-26.
- To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT. 4.

	POM Self Test	Done
Passed	Verifies the oper-	ation of system POH
Unites		
Untes		runs failures
Passer	POH test	4 0
Passer		
Failer		
(	Single test	(Repetitive_test)

Figure 6-26. Runs And Failures of Repetitive ROM Self Test
# 6-26. Disc Drive Self Test

1. In HP 1650A/51A Self Tests menu, move cursor to Disc Drive and press SELECT. Menu and description will be displayed as in figure 6-27.

11 10391			
$\bigcap$	Disc Drive Self Test	Dan	Ð
Untest	Verifies the functionality of		
Untest	key elements of the unterval		
Untest	disc sustem		
Untest	-	runs failu	res
Untesi	Disc test	U Ű	
Untest			
Unites (	Single test)	(Repetitive te	50 I
		·	-
·			

Figure 6-27. Disc Drive Self Test Pop-up Menu

- 2. Move cursor to Single test or Repetitive test and press SELECT.
- 3. If running repetitive test, press front-panel STOP key to end test. The number of runs and failures will be displayed as in figure 6-28.
- 4. To return to HP 1650A/51A Self Tests menu, move cursor to Done and press SELECT.

HP1650	A/51A Self Tests	(Done)
Possec Unter Unter Unter	Disc Drive Self Test Verifies the functional key elements of the inte disc system	Done ity of ernsi
Passec Passec	Disc test	runs tollures 4 4
	(Single lest)	(Pepetitive test)

Figure 6-28. Runs and Failures of Repetitive Disc Drive Self Test

HP 1650A/51A SERVICE

## 6-27. Cycle Through Tests

1. In HP 1650A/51A Self Tests menu, move cursor to Cycle through Tests and press SELECT.

The following tests will run consecutively and continually until the front-panel STOP key is pressed.

Data Acquisition Self Test RAM Self Test ROM Self Test Disc Drive Self Test

- 2. Press front-panel STOP key to end the continuous tests.
- To see results of continuous test on data acquisition, move cursor to \* Data Acquisition and press SELECT. The number of runs and failures of the continuous test will be displayed on the Data Acquisition Self Test menu as in previous figure 6-18.
- 4. Press SELECT to return to HP 1650A/51A Self Tests menu.
- To see results of continuous test on RAM, move cursor to \* RAM and press select. The number of runs and failures of the continuous test will be displayed on the RAM Self Test menu as in previous figure 6-20
- 6. Press SELECT to return to HP 1650A/51A Self Tests menu.
- To see results of continuous test on ROM, move cursor to \* ROM and press SELECT. The number of runs and failures of the continuous test will be displayed on the ROM Self Test menu as in previous figure 6-23.
- 8. Press SELECT to return to HP 1650A/51A Self Tests menu.
- 9. To see results of continuous test on disc drive, move cursor to **\* Disc Drive** and press SELECT. The number of runs and failures of the continuous test will be displayed on the **Disc Drive Self Test** menu as in previous figure 6-27.
- 10. Press SELECT to return to HP 1650A/51A Self Tests menu.

#### 6-28. AUXILIARY POWER SUPPLY

The HP 1650A/51A provides + 5 V through the probe cables for use with preprocessors. When the probe cables are connected to the preprocessor interface and a slow clock or no activity is seen on all the pods, the problem may be the +5 V supply to the pods. To check the supply voltage to the preprocessor interface, use the following steps.

1. Ground negative lead of voltmeter to rear panel and check for +5 V at either pin 1 or 39 with positive lead.



Figure 6-29. HP 1650A/51A Probe Cable Connector

- 2. If +5V is not at probe cable connector continue with the following steps.
  - a. Remove HP 1650A/51A power cable.
  - b. Remove all attached pod cables from rear panel.
  - c. Remove the four top and the four bottom screws from the rear panel.
  - d. Pull rear panel out far enough for power switch/line filter module to clear the inner panel of the instrument.
  - e. Turn rear panel clockwise to expose the probe power fuse located on edge of System board Assembly, A1, behind the RS-232-C connector.
  - f. Check fuse for continuity and replace if necessary.
  - g. If fuse is good, replace System Board Assembly. Refer to disassembly procedure in this section.
- 3. If + 5 V is present at probe end, the problem must be with the preprocessor interface. Contact your nearest Hewlett-Packard Sales and Service Office for information for servicing the preprocessor interface.

## 6-29. ASSEMBLY REMOVAL AND INSTALLATION

This section contains the procedures for removal and installation of the logic analyzer system board, power supply, disc drive, CRT monitor assembly, and fan. Read the Safety Summary at the front of this manual before servicing the instrument. The relative location of the replaceable mainframe components are shown in figure 6-1, which is a top view of the logic analyzer with the top cover removed.

#### 6-30. Removal and Installation of System Board Assembly

- 1. Disconnect power cable.
- 2. Remove the six screws from top and the two screws from each side of instrument.
- 3. Lift top cover off.
- 4. Detach AC power supply cable assembly, W5, from power supply.
- 5. Detach the pods from System Assembly Board (through rear panel).
- Detach input/output trigger cables, MP14W1 and MP14W2, from System Board Assembly, A1.
- 7. Remove rear panel by removing the 8 screws securing it to instrument cabinet and lifting off.

#### NOTE

When reconnecting cables ensure the input/output trigger cables are connected to the correct rear-panel BNCs.

- 8. Remove the power supply. Refer to Removal and Replacement of Power Supply in this section, if necessary.
- 9. Detach the cables of the keyboard, sweep board, power supply, disc drive, fan and rear panel BNC cable assemblies from System Board Assembly.
- 10. Carefully place instrument in a front-panel-down position (or on its side) and remove the 8 screws securing System Board Assembly to bottom of instrument cabinet.
- 11. Slide System Board Assembly out of cabinet through rear panel of instrument.
- 12. Replace System Board Assembly by reversing this procedure.

## 6-31, Removal and Replacement of Disc Drive

- 1. Disconnect power cable.
- 2. Remove the six screws from top and the two screws on each side of instrument cabinet.
- 3. Remove top cover.
- 4. Remove the two screws securing disc drive to disc drive panel.
- 5. Detach disc drive cable assembly, W2, from disc drive.
- 6. Slide disc drive through front panel of instrument cabinet.
- 7. Replace disc drive by reversing this procedure.

## 6-32. Removal and Replacement of CRT Monitor Assembly

- 1. Disconnect power cable.
- 2. Remove the six screws from top and the two screws from each side of instrument cabinet.
- 3. Lift top cover off.
- Connect a jumper lead between ground lug of CRT and shaft of a screwdriver. To discharge CRT, place screwdriver under protective rubber cap of post accelerator lead and momentarily touch screwdriver to metal clip of post accelerator lead.

# CAUTION

Discharge the post accelerator lead to a grounding lug only. Components will be damaged if the post accelerator is discharged to other areas.

## NOTE

The CRT may charge up by itself even while disconnected. Discharge the CRT before handling by shorting the post accelerator terminal of the CRT to the ground lug with a jumper lead.

- 5. Disconnect post accelerator lead from CRT by firmly squeezing rubber cap until metal clip disengages from CRT.
- 6. Detach intensity cable assembly from sweep board.
- 7. Detach sweep cable assembly, W1, from sweep board and CRT Monitor Assembly cables from CRT and sweep board.

HP 1650A/51A SERVICE

8. Slide sweep board up and out of cabinet slot.

#### NOTE

When installing sweep board, it may be necessary to press on center of the outer shield of sweep board to allow the board to clear cabinet support rib.

- 9. Carefully place instrument in front-panel-down position.
- 10. To remove CRT, remove the four locknuts securing CRT to front panel. Remove CRT and ground bracket from front panel of instrument.

# NOTE

When installing CRT, make certain that CRT yoke is properly aligned. THE GROUND BRACKET MUST BE INSTALLED BEFORE THE CRT.

11. To install CRT Monitor Assembly, reverse this procedure.

### NOTE

After replacement of CRT Monitor Assembly, perform the CRT adjustment procedures detailed in section 4 of this manual.

#### 6-33. Removal and Replacement of Power Supply

- 1. Disconnect power cable.
- 2. Remove the six screws from top and the two screws from each side of instrument cabinet.
- 3. Lift top cover off
- 4. Detach disc drive cable, W3, from disc drive.
- 5. Detach the System Board Assembly power supply cable assembly, W2, from power supply.
- 6. Detach AC line supply cable assembly, W5, from power supply.
- 7. Remove the two PCB retainers securing power supply from right front and rear corners of the instrument cabinet by pulling retainers up and out.
- 8. Slide power supply out through side of instrument cabinet.
- 9. To install power supply, reverse this procedure.

# NOTE

When installing the power supply, make certain power supply connector is directed to outside.

## 6-34. Removal and Replacement of Fan

- 1. Disconnect power cable.
- 2. Remove the six screws from top and the two screws from each side of instrument.
- 3. Lift off top cover.
- 4. Detach fan cable assembly, B1W1, from System Board Assembly.
- 5. Detach AC line supply cable, W5, from power'supply.
- 6. Remove pod cables from System Board Assembly through rear panel.

## NOTE

When connecting cables, be sure input/output cables are connected to the correct rear-panel BNC.

- 7. Detach input/output trigger cables, MP14W1 and MP14W2, from System Board Assembly.
- 8. Remove rear panel by removing the eight screws securing rear panel to instrument panel.
- 9. Remove fan by removing the four screws securing it to cabinet.
- 10. To install fan, reverse this procedure.

## NOTE

When replacing fan, be sure fan label is to outside of instrument to assure fan cable is directed toward center of rear panel for connection to System Assembly Board.

## 6-35. Removal and Replacement of Keyboard Assembly

- 1. Disconnect power cable.
- 2. Remove power supply by following the steps previously detailed in paragraph 6-8.
- 3. Detach keyboard cable from System Board Assembly.
- 4. Remove the four screws securing Keyboard Assembly to front of instrument cabinet.
- The keyboard assembly, keypad, housing, label overlay, RPG and knob will come off front panel as one unit.
- 6. Disconnect RPG cable from keyboard assembly.
- 7. Leave keyboard spacer in place between key board and front panel.
- 8. Replace keyboard assembly by reversing this procedure.