# Bonebrake



こういいないないないないないない ちょうしんなななないになるのないない ちょうちょ

; •

### PHASE LOCKED LOOPS

## Dr. Jacob Klapper

. .



# **Continuing Education Service**



PHASE-LOCKED LOOPS

Dr. Jacob Klapper Department of Electrical Engineering New Jersey Institute of Technology

C Copyright 1981 by Jacob Klapper

#### Contents

Primary References Glossary of Terms Introduction Linear PLL Operation Nonlinear PLL Operation Acquisition Distortion, Delay, and Noise Frequency Synthesizers Analog FM Detection Binary FM Detection Primary References For This Course

.

 J. Klapper and J. T. Frankle, <u>Phase-Locked and</u> <u>Frequency-Feedback Systems: Principles and Techniques</u>, <u>Academic Press</u>, 1972. 3

 W. F. Egan, <u>Frequency Synthesis by Phase Lock</u>, J. Wiley and Sons, 1981.

.

# **Glossary** of Terms

- $\alpha$  Input CNR referred to PLL noise bandwidth,  $B_{p}$
- $\alpha_b$  Entire baseband threshold CNR
- x<sub>CH</sub> Channel threshold CNR in FDM
- $\delta_2, \delta_3$  Distortion coefficient
  - Δ Deviation percentage error
  - $\Delta f_{\rm p}$  Peak signal frequency deviation (hertz)
  - $\Delta \omega$  VCO frequency deviation (radians per second) about quiescent center frequency
  - $\Delta \omega_{\rm p}$  Peak signal frequency deviation (radians)
  - $\theta_n$  Noise angle
- $(\Delta \omega_{rms})^2$  Mean-square signal frequency deviation (radians per second)<sup>2</sup>
- $(\dot{\Delta}\omega)_{max}$  Maximum sweep frequency (radians per second squared)
  - $\eta$  Spectral density level (watts per hertz)
  - $\eta_m$  Modulation density in terms of phase modulation (radians squared per hertz)
  - $\lambda$  Limiter-discriminator sensitivity (also  $K_1$ )
  - Λ Normalized phase margin

#### Glossary of Terms

- $\mu$  VCO sensitivity (radians per volt-second (also  $K_3$ )
- µs Microsecond
- $\xi$  Damping factor (also z)
- $\rho$  Carrier-to-noise ratio (CNR)
- σ Root-mean-square (rms) modulation index; also standard deviation
- τ Delay (seconds)
- Φ Phase angle, frequency domain
- $\phi$  Phase angle. time domain (radians)
- $\phi_b$  Excess phase shift per base bandwidth (radians)
- $\phi_d$  Distortion generator in terms of phase modulation (radians)
- $\phi$ , Loop phase error (radians)
- $\phi_{es}$  Modulation-induced phase error component (radians)
- $\phi_{sn}$  Noise-induced phase error component (radians)
- $\phi_i$  Input signal phase modulation (radians)

 $\phi_{is}$  Received signal phase modulation (radians)

- $\phi_{np}$  Equivalent peak phase error, noise component (radians)
- $\phi$ , VCO phase modulation (radians)
- $\phi_{i0}$  Loop response distortion component in terms of phase modulation (radians)
- $\psi$  Phase angle (radians)
- $\omega$  Radian frequency (radians per second)
- $\omega_{s}$  Bottom frequency of speech spectrum model or of FDM baseband (radians per second)
- $\omega_b$  Top baseband frequency of transmission (radians per second)
- $\omega_s$  Signal center frequency (radians per second)
- $\omega_{CH}$  Channel center frequency (radians per second)
- $\omega_e$  IF center frequency (FMFB) (radians per second)
- ω, Input signal center frequency (radians per second)
- $\omega_{\rm s}$  Loop natural frequency (radians per second)
- $\omega_r$  VCO center frequency (radians per second)
- $\omega_{\tau}$  Test-tone frequency (radians per second)
- a, b Loop zero constants
- b' Ratio of predetection semibandwidth to base bandwidth
- dB Decibels

C n	Equivalent noise input generator that accounts for voltage-				
	controlled oscillator internal noise				
с,	Demodulated signal or loop output signal (volts)				
ſ	Frequency (hertz)				
ſь	Base-bandwidth or top baseband transmission frequency				
	(hertz)				
h	Impulse response of closed loop				
h,	Impulse response of IF filter				
h <sub>b</sub> ,	Equivalent baseband inpulse response of internal IF filter				
kHz	Kilohertz (kilocycles per second)				
mH	Millihenry				
mp	Peak modulation index (also $\Delta \omega_{\rm p} / \omega_{\rm b}$ )				
n(1)	Noise				
nsec	Nanosecoлd				
<i>r</i>	Radius of gyration				
rad	Radian				
rms	Root-mean-square				
sec	Second				
۲	Convolution				
А	Signal amplitude or constant carrier amplitude (volts)				
AFC	Automatic frequency control				
AGC	Automatic gain control				
AM	Amplitude modulation				
В	Channel noise bandwidth in frequency-division multiplex				
	(hertz); also, a bandwidth-related parameter in ERPLD				
Bp	Predetection bandwidth (hertz)				
BCR	Carson's rule bandwidth (hertz)				
BER	Bit error rate				
$B_{tF}$	IF filter 3-dB bandwidth (hertz)				
BINR	Baseband intrinsic noise ratio				
B <sub>n</sub>	Equivalent noise bandwidth (hertz)				
B <sub>R</sub>	Bit rate				
BWR	Base-bandwidth to channel-bandwidth ratio				
CNR	Carrier-to-noise ratio ( $\rho$ )				
(CNR)	Input CNR referred to twice base bandwidth $(2f_b)$				

(CNRAM)TH

Threshold CNR referred to twice base bandwidth  $(2f_b)$ 

Glossary of Terms

D	Deviation index		
DC	Direct current		
D,	rms frequency deviation (hertz)		
DPSK	Differentially coherent phase-shift keying		
$E/\eta$	Energy ratio		
ERPLD	Extended-range phase-locked demodulator		
Fier	Frequency modulation feedback factor		
FDM	Frequency-division multiplex		
FM	Frequency modulation -		
FMFB	FM feedback loop		
FMFB-	Compound-loop FMFB demodulator, ERPLD as internal		
ERPLD	demodulator		
FMFB-	Compound-loop FMFB demodulator, FMFB as internal		
FMFB	demodulator		
FMFB-PLL	Compound-loop FMFB demodulator, phase-locked loop as		
	internal demodulator		
FSK	Frequency shift keying		
GHz	Gigahertz (gigacycles per second)		
G(s)	Open-loop transfer function		
$H_2(s)$	Transfer function of loop baseband filter $= F(s)$		
$H_{D}(s)$	Transfer function of internal demodulator		
<b>Η</b> ( jω)	Closed-loop response		
H(s)	Closed-loop transfer function		
$H_1(s)$	Transfer function of IF filter (FMFB)		
$H_{L1}(s)$	Lowpass equivalent of $H_1(s)$		
$H_{b1}(s)$	Baseband equivalent of $H_1(s)$		
.Hz	hertz (cycles per second)		
!F	Intermediate frequency		
K Loop gain constant (product of phase detector sense			
	amplifier gain, and voltage-controlled oscillator sensitivity		
	in the phase-locked loop)		
Ko	Closed-loop gain in FMFB		
$\kappa_{i}$	Phase-locked loop phase detector sensitivity (volts per		
	radian); also LD sensitivity in FMFB		
κ,	Amplifier gain (PLL and FMFB)		
K,	VCO sensitivity (radians per volt-second) (PLL and FMFB)		

- L Multiplex noise loading ratio
- LD Limiter-discriminator
- LLI Loss-of-lock impulses
- MHz Megahertz (megacycles per second)
- $|M(j\omega)\rangle$  Magnitude of predetection filter response (PLL)

 $|M_{o}(j\omega)|$  Magnitude of predetection filter response (FMFB)

MLR Maximum likelihood receiver

- MTBF Mean time between failure
  - N Spike rate, cycle skipping rate
  - N(t) Additive noise
  - NCR Noise-to-carrier ratio
  - NIF Noise improvement factor
  - $N_{po}$  Output noise power from postdetection filter following the PLL (watts)
  - NPR Noise power ratio
  - NT Average number of encirclements per bit
  - PCM Pulse code modulation
    - P Noise penalty factor
    - P. Probability of error
    - P. Signal power
    - P. Noise power
  - PLD Phase-locked demodulator
  - PLL Phase-locked loop
  - PM Phase modulation
    - rf Radio frequency

 $|R(j\omega)|$  Magnitude of postdetection filter response

RLC Resistance-inductance-capacitance (network)

SNR Signal-to-noise ratio

- SNRTT Test-tone signal-to-noise ratio
  - S<sub>p</sub> Speech power
  - $S_{po}$  Postdetection filter output signal power (watts)
  - $S(\omega)$  Power spectral density of transmitted baseband (watts per hertz)

- ThI Threshold impulses
- TT Test-tone
- V Voltage

- VCO Voltage-controlled oscillator
- VCXO Voltage-controlled crystal oscillator
- VSWR Voltage standing wave ratio
- W(f) Power spectral density function
  - ≅ Approximately equal

INTRODUCTION

.

....

Į

#### Introduction to Phase-Locked Loops

The <u>Phase-Locked Loop</u> or <u>PLL</u> is a negative-feedback circuit in which the controlled variable is the phase of a carrier. A block diagram of the basic PLL is shown in Fig. 1. It consists of a <u>Phase-Detector</u>, a <u>Lowpass Filter/Amplifier</u>, and a <u>Controlled Oscillator</u>. The input to the PLL is a carrier fed to one of the two inputs of the Phase Detector while the output is taken either from the output of the Controlled Oscillator or from its input, depending upon application. In the usual operation of the PLL, the frequency of the Controlled Oscillator is identical to that of the input carrier (on a cycle to cycle count basis) and the phases are nearly the same.

If the frequency of the input carrier differs from the free-running frequency of the Controlled Oscillator then a control signal develops in the loop which forces the two frequencies to be the same. This control signal is generated in the Phase Detector and is amplified by the Lowpass Filter/Amplifier before being applied to the Controlled Oscillator. In other words, if the free-running frequencies differ, then in the locked loop it is reflected as a phase difference. Typically, the gain of the loop is made high so that this phase difference is small.

There are two basic areas of application for the PLL: <u>Synchro-</u><u>nization</u> and <u>FM detection</u>. In synchronization applications, a replica of the desired input carrier is obtained from the output of the Controlled Oscillator; in FM detection applications the output is the control signal fed to the Controlled Oscillator. In both of these application areas the PLL often outperforms other available techniques. One of the earliest widespread use of the PLL was as a synchronizer in television receivers. In a more sophisticated operation as a synchronizer, the PLL generates

-1-

an almost unlimited number of ultra-stable frequencies in very fine steps, using only a single crystal oscillator as a reference. This is known as <u>Frequency Synthesis</u>. On the other hand, as an FM detector, the PLL can reduce the noise threshold effect -- something that is not possible with conventional discriminators. In these applications the PLL was used before the advent of integrated circuits. With the appearance of the single chip PLL (except for the components of the Lowpass Filter), it became advantageous to use the PLL in a myriad of other applications because of its low cost and size.

A basic design parameter of the loop is its bandwidth. The PLL designed for synchronization applications is typically of very narrow bandwidth so that it locks only to a particular frequency at the input and ignores all other carriers, including sidebands. On the other hand, a PLL designed for FM detection must at least be wide enough to follow the frequency deviations of the desired carrier. However, for all PLL designs there is an optimum bandwidth. It cannot be too narrow for it will not follow the frequency variations of the desired carrier. Then, it should not be wider than necessary because a wider bandwidth means that more noise and interference appearing at the input will affect the operation of the loop and its output.

The dynamics and the bandwidth of the PLL are a function of the open loop gain and the frequency response of the Lowpass Filter. Mostly, the PLL response is designed to be of second order (two poles in its complex frequency response), but first and third order loops are also used in special applications. The order of the loop is determined by the Lowpass Filter but the open loop gain also enters when the bandwidth and damping are considered. While the PLL is a nonlinear device due to the presence of a phase detector, most calculations are made using a Linear Equivalent Model.

To understand the linear model, we first introduce the exact model

-2-

shown in Fig. 2. The input to the model,  $\phi_{+}(t)$ , is the phase of the desired carrier appearing at the input to the PLL. The loop responds with  $\phi_r(t)$ , the phase of the Controlled Oscillator. The Phase Detector output is generally a nonlinear function of the phase error  $\phi_e(t)$ =  $\phi_1(t) - \phi_r(t)$ . This is why the Phase Detector is represented by a subtractor and a nonlinear block q, []. Ignoring the noise n(t) for the present, we proceed to the Lowpass Filter/Amplifier which is represented by itself since the input/output quantities are voltage analogs of phase. The Controlled Oscillator is modeled as an integrator because its output is phase while its input is proportional to frequency deviation. It can be shown [Ref.1] that the bandpass noise present at the input to the PLL can be represented by a lowpass noise n(t) introduced as indicated. The noise n(t) is the lowpass equivalent of the bandpass noise, appropriately scaled. In particular, if the bandpass noise is of bandwidth B and power density n, then n(t) is lowpass with bandwidth B/2 and power density  $2^{\eta}/A^2$ , where A is the amplitude of the desired carrier at the circuit point where n is measured. K1 is the sensitivity of the phase detector at the operating point.

The basic nonlinearity of the PLL is in the Phase Detector. Typical Phase Detector characteristics are shown in Fig. 3. Now suppose the phase error  $\phi_e(t)$  is small; then over that small region of operation any of the Phase Detector characteristics can be considered linear. This is what leads to the linear equivalent model shown in Fig. 4. Observe that the nonlinearity  $\int_V I$  has been replaced by the constant  $K_1$ . Using the linear model, we can apply all the techniques of linear analysis to the PLL -- certainly not a minor consideration. It turns out that in many design cases a linear analysis will suffice to provide performance and opcimization guidelines. There are, however, a class of problems where nonlinear analysis must be made and phase-plane or Fokker-Planck techniques (Ref. 1) are then resorted to.

The typical Lowpass Filter for the popular second-order PLL is the

lead-lag network shown in Fig. 5, while the first-order loop has no filter at all. The design parameters for the second-order loop are the overall loop gain and the pole and zero of the lowpass filter. The first-order loop has only the gain as a design parameter; therefore, it does not provide sufficient flexibility. Higher-order loops improve performance only in very limited applications (e.g. frequency ramp tracking) and tend to be unstable; hence, they are shunned. There are also second-order loops with filters having zeros in the right-half of the complex frequency plane that provide improved performance in some applications (Baf.2 Ch.8)Using linear analysis we may obtain the closed-loop transfer function H(s) and noise bandwidth  $B_n$ .

It has been assumed so far that the PLL is always in synchronism, i.e., the input carrier and the Controlled Oscillator are of identical frequency but possibly of different phase. There are no known useful applications of the PLL where synchronism is not required. However, as the carrier is applied to the PLL, synchronism may only have to be achieved (acquisition problems). Furthermore, once acquired, synchronism may be lost if the input carrier frequency varies unduly (holding problems). Calculations for <u>acquisition</u> and <u>holding</u> must be made on the nonlinear model of the PLL. The following definitions are of interest in reference to synchronism;

<u>Hold-in Range</u>: Consider a PLL synchronized with  $\omega_i = \omega_{ro}$ , where  $\omega_i$ is the input frequency and  $\omega_{ro}$  is the free-running frequency of the Controlled Oscillator. Now slowly vary  $\omega_i$  and  $\omega_r$  will follow, but only up to a limit. The hold-in range is defined as the value of  $|\omega_i - \omega_r|$  for which  $\omega_r$  just fails to follow  $\omega_r$ , resulting in a loss of synchronization.

The hold-in range can be calculated for any PLL by finding the maximum control we have available for the Controlled Oscillator. It

-4-

is the product of the maximum DC output from the Phase Detector multiplied by the gain of the Lowpass Filter/Amplifier and the sensitivity of the Controlled Oscillator. There is usually no problem in obtaining a sufficient hold-in range in a second-order PLL. However, we often do have problems in obtaining sufficient lock-in and pull-in ranges. These are defined next.

Lock-in Range: Consider the case where the PLL is not locked when the range input is applied. The lock-in is the maximum frequency difference  $\left|\omega_{1} - \omega_{ro}\right|$  for which the loop will lock without slipping cycles; only a phase transient will appear. Approximately, the lock-in range equals the frequency at which the open-loop response has unity gain.

<u>Pull-in Range</u>: This is the maximum initial frequency difference  $|\omega_1 - \omega_{ro}|$  for which the loop will <u>eventually</u> lock. Some approximate formulas for the pull-in range are given in the references. However, one cannot utilize the full theoretical pull-in range since it is affected by noise and DC offsets, and the time it takes to pull in is often too long. A number of schemes have been developed to extend the pull-in range and decrease the pull-in time. (See, for example, Ref. 3).

The examples which follow highlight some advantages in the use of the PLL. The list of actual applications of the PLL in current electronics equipment is indeed extensive.

Example: FM Detector (Ref.2, Ch. 6)

Consider the detection of an FM carrier modulated by voice (300-3300 H<sub>z</sub>) with a peak frequency deviation of 10KH<sub>z</sub>. Optimizing the second-order PLL for a minimum phase error due to both signal and noise, one obtains the following parameters: K (open-loop gain) = 6.6 x  $10^5$ radians/sec., b (pole of Lowpass Filter) = 1.9 kiloradians/sec., and a (zero of lowpass filter) = 35.4 kiloradians/sec. Figure 6 shows a plot of output signal-to-noise ratio versus input carrier-to-noise ratio (experimentally measured) with the predetection filter having a Carson's rule bandwidth (a widely-accepted rule). The improved performance of the PLL over the conventional limiter-discriminator in the region of low received carrier power is readily apparent. One should note, however, that even if the improved performance is not of interest one would frequently prefer the PLL over the discriminator for reasons of economy and size. The PLL in addition to acting as an amplitude-insensitive discriminator, may also perform (to a degree) simultaneously as an IF filter.

# Example: Frequency Synthesizer (Ref. 4)

A simple frequency synthesis PLL is shown in Fig. 7. In addition to the conventional components of Fig. 1, there is a Programmable Frequency Divider between the Controlled Oscillator and the Phase Detector. The input reference frequency  $f_{ref}$  is usually derived from a crystal oscillator and is very stable. With the PLL in synchronism,  $f_0/N = f_{ref}$  and, therefore, the output frequency  $f_0 = Nf_{ref}$ . Since N is programmable, the output frequency can be varied in steps of  $f_{ref}$ . Furthermore, it has the same fractional stability as  $f_{ref}$ . Frequency synthesizers are now used extensively for tuning receivers and transmitters as well as test generators.

<u>Related loops:</u> There are a host of loops related to the PLL such as Costas, Early-late Gate, etc., and a variety of multiple loops. Also, the PLL can 'be implemented using equivalent digital operations.

#### References

For a thorough treatment of the PLL in FM detection as well as the use of multiple loops the reader is referred to reference 2. Reference 4 is the equivalent for frequency synthesis. For nonlinear analyses the reader is referred to reference 1 (classical topics) and reference 5 (most general). Reference 3 is a second edition of a popular general text (very lucid) and reference 7 is helpful in linear analysis. For a discussion of related loops the reader is referred to reference 6.

- A.J. Viterbi, <u>Principles of Coherent\_Communication</u>, McGraw-Hill Book Co., 1966.
- 2. J. Klapper and J.T. Frankle, <u>Phase-Locked and Frequency-Feedback</u> Systems: Principles and Techniques, Academic Press, 1972.
- 3. F.M. Gardner, Phaselock Techniques, John Wiley and Sons, 1979 (2nd Ed.).
- V. Manassewitsch, Frequency Synthesizers: Theory and Design, John Wiley and Sons, 1980.

W. F. Egan, Frequency Synthesis by Phase Lock, John Wiley and Sons, 1981.

- 5. W.C. Lindsey, <u>Synchronization Systems in Communication and Control</u>, Prentice-Hall, 1972.
- 6. W.C. Lindsey and M.K. Simon, <u>Telecommunication Systems Engineering</u>, Prentice-Hall, 1973.
- 7. A. Blanchard, <u>Phase-Locked Loops: Application to Coherent Receiver</u> <u>Design</u>, John Wiley and Sons, 1976.



FIG.1 Basic Phase-Lock Loop



١



ā



···、

FIGURE 3 Phase-detector characteristics. (a)Sinusoidal (b)Triangular(c)Sawtooth.

-



FIGURE 4 LINEAR PLL MODEL



FIG.5 LEAD-LAG NETWORK

TABLE 1

LOOP, ORDER	H2(S)	OPEN-LOOP RESP. G(S)	CLOSED LOOP RESP. H(S)	LOOP NOISE BANDWIDTH Bm (HZ)
1	. <b>1</b>	K S	$\frac{1}{\frac{s}{\kappa}+1}$	<u>    K    </u> 4
2	$\frac{\frac{s}{a}+1}{\frac{s}{b}+1}$	$\frac{K}{S} \frac{\left(\frac{S}{a}+1\right)}{\left(\frac{S}{b}+1\right)}$	$\frac{\left(\frac{S}{a}+1\right)}{\frac{S^{2}}{Kb}+\left(\frac{1}{K}+\frac{1}{a}\right)S+1}$	$\frac{Kb\left(\frac{Kb}{a}+a\right)}{4a\left(\frac{Kb}{a}+b\right)}$

$$K = K_1 K_2 K_3$$

× -

й Т Т С H(S) = CLOSED LOOP RESPONSE

G(S) = OPEN LOOP RESPONSE

LOOP ORDER = NUMBER OF POLES IN G(S)



FIG. 6 PLL PERFORMANCE AS AN FM DETECTOR

.

# FIG.7 FREQUENCY SYNTHESIZER



LINEAR ANALYSIS,

•

.

.

.

.



Basic Phase-Lock Loop in Synchronized Mode



CHARACTERIZATION OF A(t) vs N(t)

N(t) = II(PUT NOISE

 $\eta(t) = EQUIV. GEN. IN PLL MODEL$ 













FIGURE 4 LINEAR PLL MODEL [Applies for a limited range of  $\phi$  e]

NOW THAT WE HAVE AN EQUIVALENT LINEAR MODEL, WE CAN APPLY ALL THE THEORY OF LINEAR SYSTEMS.



.

## PLL TRANSFER FUNCTIONS

$$LOOP ORDER = NUMBER OF POLES IN G(S)$$

G(S) = OPEN LOOP RESPONSE

1

.

· · · · ·

NUL 862

and there are in

H(S) = CLOSED LOOP RESPONSE

LOOP ORDER	FILTER <sup>H</sup> 2(S)	OPEN-LOOP RESP. G(S)	CLOSED LOOP RESP. H(S)	LOOP NOISE BANDWIDTH Bn (H <sub>2</sub> )
1	1	K S K S	$\frac{1}{\frac{S}{K} + 1}$	<u> </u>
2	$\frac{\frac{s}{a} + 1}{\frac{s}{b} + 1}$	$(\frac{s}{+1})$ $\frac{K}{a}$ $S (\frac{s}{b}+1)$	$\left  \begin{array}{c} \left( \begin{array}{c} \underline{S} \\ \underline{S} \\ \underline{S} \\ \underline{S} \\ \underline{S} \\ \underline{S} \\ \underline{K} $	$\frac{Kb(\frac{Kb}{a} + a)}{4a(\frac{Kb}{a} + b)}$

 $G(s) = \frac{K_o}{s} H_2(s) = \frac{K_o}{s} \frac{S^{t_2} + 1}{S^{2}t_1}$ 





Responses of first and second-order, type-one PLL (a)Closed-loop V2 response with the pole frequency as a parameter. (Example:  $w_n = a^{=}(Kb)V2$  Nominal design: b=0; b/ $w_n = 1$  is first-order loop, b/ $w_n$  is less than unity for second-order loops-: magnitude;---:phase.) (b)Open-loop amplitude PHASE IN DEGREES -20 00--40 -140 -120 -80 -60 <u> 00</u> 1 ۱ 1 ŝ ۱ ۱ ł١ . 2 ~0.05 0.5 ا <del>-</del> ا 0 1 L'Leg scale) oid 0.5 0 0.5 <u>–––</u> er le ve ۲ AL MINI ï ١ T 0.2 ۱ 1. W/Wn (a) -- 24 🖅 💷 📼 ۱ DEEN COOL CYM 4/ ١ ۱ WAY OF LOU 0 - 20 8. 4 Õ 4 

response (asymptotic)

PLL CLOSED-LOOP RESPONSES




GRAPHICAL DETERMINATION OF K AND Wn

• •

#### STEP RESPONSE

The  $\oint_e$  for a step in frequency at the input, is (by lin. analysis)  $\oint_e(t) \bigotimes \bigotimes_{K} \frac{Aw_i}{K} [1 + \frac{a}{b} e^{-at} - \frac{a}{b} e^{-\frac{Kb}{a}t}]$ 1. Transient component much larger than steady-state, by factor  $\frac{a}{b}$ .

2. There are 2 parts to transient:

one rises radidly with  $c_r = \frac{a}{Kb}$ 

うち おおいおとうななままいと ひたいちゅうけんと

The other droops slowly with  $C_d = \frac{1}{a}$ 





- pen = phase error due to noise
   (increases with Bn)
- #es = phase error due to signal
   (decreases with Bn)

Illustration of phase error vs. PLL bandwidth (Parameter: modulation)

In a certain class of design problems the PLL bandwidth is optimized for a minimum total phase error, given the signal deviation and interference.

#### PROBLEMS FOR LINEAR ANALYSIS

A PLL has the following parameters:

 $K_1 = 250 \text{ mV/rad}$   $K_2 = 4 \quad K_3 = 10,000 \text{ RPS/V}$ 

The phase detector is a multiplier.

$$H_2(s) = \frac{\frac{s}{1000} + 1}{\frac{s}{100} + 1}$$

The free-running VCO output is  $4\cos(10^6t + 45^*)$ 

- 1. The input to the PLL is  $2\sin(10^6t + 10^3t)$ . Find (a) Output 1, (b) Output 2, and (c) phase error. All at steady state.
- 2. Repeat problem 1 with a PLL input of  $2\sin(10^6t + 30^* + 0.5\sin 1000t)$
- 3. The input to the PLL is  $2\sin 10^6 t$  plus noise of power spectral density  $10^{-6}$  W/Hz which is flat over the band of interest. Find the mean-square value of the phase jitter of the VCO output due to this noise.

#### SOLUTIONS TO PROBLEMS FOR LINEAR ANALYSIS

.

CENERAL  

$$K=K_{1}K_{2}K_{3}=(0.25) (4) (10,000) = 10^{4}$$

$$a = 1000, \quad b = 100$$
wn =  $\sqrt{Kb} = 1000 = a$  A response plot for this case is on p.  
Problem 1  
(a) Output 1 =  $\frac{a}{K_{3}} = \frac{103}{10^{4}} = 0.1$  volts  
(c) Phase error =  $\frac{0.1}{4 \times 0.25} = 0.1$  radians =  $5.7^{\circ}$   
(b) Output 2 =  $4c_{0}s (10^{6}t + 10^{3}t + 5.7^{\circ})$   
Problem 2  
(b) The modulation is at 1000RPS and the peak phase deviation is 0.5 rad.  
The response curve for  $\frac{w}{wn} = 1$  (our case) shows an output phase 3dB higher  
than the input phase and a phase shift of  $-45^{\circ}$ .

Otherwise the output should follow the input.

Result:

Output 2 = 4 cos [ 106t + 30° + 0.5 V 2 sin (1000t - 45°)]

SOLUTIONS (lin. anal. -- cont'd)

.

(a) Output 1 is the input to the V C O.  

$$\frac{1}{K_3} \frac{d\phi r}{dt} = 10^{-4} (0.5) \sqrt{2} = 10^3 \cos (1000t - 45^\circ)$$
(c)  $\oint_e (t) = \oint i (t) - \oint_r (t)$   
= 0.5 sin 1000t - 0.5  $\sqrt{2}$  sin (1000t - 45°)  
3. Input to equiv. model:  
PSD of noise =  $\frac{2V}{A^2} = \frac{2 \times 10^6}{4} = 0.5 \times 10^{-6} \text{ W/H}_2$ 

Bn (see Table) = Kb  $(\frac{Kb}{a} + a)$  $\frac{a}{4a (\frac{Kb}{a} + b)}$ 

In our case Kb =  $a^2$  and  $\frac{K}{2} >>1$   $c^{\circ} Bn \frac{\pi}{2} = 500.H_2$ 

Result:

$$\vec{p}^2 = 0.5 \times 10-6 \times 500 = 0.25 \times 10^{-3} \text{ rad}^2$$

#### NONLINEAR ANALYSIS



Basic Phase-Lock Loop in Synchronized Mode

INHERENT NONLINEARITY:

phase detector

- a) NONLINEAR
- b) MULTIVALUED
- c) \_ SLOPE

NONLINEARITY OF OTHER BLOCKS CAN BE REMOVED VIA



. \_\_\_\_





1.

⊷.,

METHODS FOR NONLINEAR ANALYSIS:

- 1. PHASE PLANE TRAJECTORIES
- FOKKER-PLANCK TECHNIQUES (Random Walk)
- 3. CYCLE SLIPPING RATE
- 4. APPROXIMATIONS
- 5. ESTIMATED NONLINEAR PERFORMANCE FROM LINEAR ANALYSIS



112



WHAT DOES PHASE PLANE TELL?



NC 7.

A. GINEN INITIAL CONDITIONS AND QW;

WILL LOOP ACHIEVE SYNCHRONISM ?

B. HOW LONG WILL IT TAKE TO SYNCHRONIZE?

C. HOW MANY CYCLES WILL BE SKIPPED BEFORE SYNCHRONISM ? pont with 12 man filt

D. WHAT IS THE PHASE ERROR



Section The State Strate Strate

Ŷ



Phase detector outputs in nonsynchronous mode. (a) First-order PLL outside pull-in range.  $\Delta \omega_i / K = 1.1$ . (b) Second-order type-two PLL during pull-in.

FOKKER-PLANCK:

EXACT ANALYSIS FOR VARIANCE OF PHASE ERROR,

LOSS OF LOCK RATE, WITH AWGN (ADDITIVE WHITE GAUSSIAN NOISE) EXISTS FOR

FIRST ORDER PLL

NO FREQUENCY OFFSET

NO MODULATION

(USING FOKKER-PLANCK TECHNIQUES)



51

### CYCLE SLIPPINGS:

BRIEF LOSS OF SYNCHRONISM

WHEN PHASE ERROR CAUSES PHASE DETECTOR OUTPUT TO GO OVER THE PEAK REGENERATIVE ACTION BRINGS LOOP TO NEXT STABLE OPERATING POINT

PHASE DETECTOR CHARACT. (Multiplier type)



The following are equivalent: CYCLE SKIPPED OR SLIPPED PHASE STEP OF  $2\pi$  ADDED TO VCO OUTPUT SPIKE OF AREA  $2\pi$  APPEARS AT INPUT TO VCO We call these Loss of Lock Impulses or LLI



Consider, in general, a sinewave carrier plus noise:

Noise causes cycle slippings in carrier when resultant encircles the origin.

First, let the carrier be unmodulated and be considered the reference in phase. The phasor addition of carrier and noise produces a resultant having a time-varying amplitude R(t) and angle  $\theta_n(t)$ , per Eq. (3-5). It is assumed that the limiter removes completely the AM from R(t); therefore, only the angle  $\theta_n(t)$  and its time derivative  $\dot{\theta}_n(t)$  are of interest. It is observed from Fig. 3-3a that the angle  $\theta_n(t)$  is given by







Threshold effects. (a) Phase steps. (b) Noise spikes. (c) Detected noise voltage spectra. (The row voltage of the noise in a small band of B Hz is  $(B, B_p)^{1/2}$  times the value given by the curve; from Stumpers.<sup>4</sup>)

We call these Threshold Impulses or ThI.

By the mechanism of cycle slippings, the PLL does not transfer all of the ThI (that appear at its input) to its outputs. The sharper phase steps don't make it.

The smaller the PLL bandwidth, the fewer ThI are transferred to the output.

This is desirable ...

However, if there is a frequency deviation on the desired carrier then a smaller bandwidth will cause a larger phase error and thereby a larger rate of LLI.

There is an optimum bandwidth of the PLL which minimizes the sum of LLI and ThI, which we call the spike (or cycle slipping) rate N. This is usually a desired design goal for a high noise environment.



ILLUSTRATION:  $\Delta w_i$  is a parameter

c and D are constants



-----

\*

A = input carrier to noise ratio referred to the PLL noise bandwidth

For Example,

Ι.

for a first-order PLL without deviation

$$N \approx \frac{K}{\Pi} e^{-2 \cdot \mathbf{a}}$$

#### NONLINEAR PERFORMANCE FROM LINEAR ANALYSIS:

Minimizing phase error in linear model also minimizes the phase error and LLI + ThI in actual nonlinear PLL.

11

In some cases there is a known relation between nonlinear and linear performance.

#### PROBLEMS (Nonlinear Analysis)

1. Draw a phase plane trajectory for a first-order PLL under the following conditions:

A multiplier is used as a phase detector

2. The carrier to noise ratio (CNR) at the input to a first-order PLL with the noise measured in the PLL bandwidth, is 10dB. Suppose now the CNR has increased by 3dB. How much has the cycle slipping rate decreased? (Assume signal is unmodulated)

3. What is the mean square value of the phase error in the linear model when the actual noise (due to the nonlinearity of the sinusoidal phase detector) is ldB higher?

#### SOLUTIONS (NONLINEAR ANALYSIS)



Phase plane trajectory

2. 
$$N_1 = \frac{K}{TI} e^{-2A}$$
,  $N_2 = \frac{K}{TI} e^{-4A}$ 

$$\frac{N_2}{N_1} = e^{-2A} = e^{-20} = 2 \times 10^{-9}$$

3. See Curve:

$$\frac{24}{A^2} \stackrel{\text{Bn}}{\sim} 0.25 \text{ rad}^2$$

ACOUISITION

# \* SYNCHRONIZATION PARAMETERS

HOLD-IN RANGE (ALSO KNOWN AS "LOCK RANGE"): CONSIDER A PLL SYNCHRONIZED WITH  $w_i = w_{ro}$ , WHERE  $w_{ro} = FREE-RUNNING VCO FREQUENCY AND <math>w_i$  is the input frequency. NOW SLOWLY VARY  $w_i$  AND  $w_r$  WILL FOLLOW.

HIR  $\stackrel{\clubsuit}{=}$  |  $w_i - w_{ro}$  | FOR WHICH  $w_r$  JUST FAILS TO FOLLOW  $w_i$ , RESULTING IN LOSS OF SYNCHR.

HIR = (MAX  $\emptyset$  DET. OUTPUT) ( $K_2 K_3$ )

FOR A <u>MULTIPLIER-TYPE</u> Ø DET., HIR = K

WHERE K = OPEN LOOP DC GAIN; FOR ALL ORDERS OF THE PLL.

EXAMPLE:

VCO SENS. = 100 MHZ/V, Ø DET SENS = 0.1 V/RAD

BASEBAND GAIN = 78. (MULTIPLIER AS Ø DET.)

THEN HIR = 780.MHZ

· USING A LEAD-LAG NETWORK THERE IS USUALLY NO PROBLEM IN GETTING A LARGE ENOUGH HIR.



## GRAPHICAL DETERMINATION OF K and Wm

This figure illustrates that in a second-order loop, Hold-in range and bandwidth can be independently specified. This is not so in a first-order loop.

> l: 4

#### DEFINITIONS

PULL-IN RANGE (PIR): Max. initial |w<sub>i</sub> - w<sub>w</sub>| for which loop eventually locks into synchronism.

(also known as capture range)

LOCK-IN RANGE (LIR): Max. initial  $|w_i - w_{yo}|$  for which loop locks into synch. without losing or adding a cycle.

HIR **>** PIR **>** LIR

FIRST-ORDER LOOP

LIR = PIR = HIR = K LOCK-IN TIME CONSTANT  $\approx \frac{1}{K}$ 

s.s. 
$$p_e \sum_{k=1}^{\infty} \frac{\Delta_{w_i}}{K} \left( ARCSIN \frac{\Delta w_i}{K} \right)$$

#### SECOND-ORDER LOOP

LIR = 0-dB FREQ. of OPEN LOOP =  $\frac{Kb}{a}$  RPS  $H^{-1} = H$ 

PIR 
$$\approx 2 [(Kb) (1 + \frac{K}{2a})]^{\frac{1}{2}}$$
 RPS

PULL-IN TIME = 
$$T_p \sim^{N} a \left(\frac{\Delta w_i}{Kb}\right)^2$$
 sec

#### EXAMPLE

K = 6.6 x 10<sup>5</sup> RPS, a = 35.4 KRPS, b = 1880 RPS, AND LET  $\Delta w_i = 100$  KRPS THEN LIR = 35,400 RPS (LIR = a in this design) Life 35057 Fill PIR  $\approx 226$  KRPS,  $T_p \approx 0.23$  msec s.s.  $\vartheta_e \approx 0.15$  RAD = 8.7°

s.s. = steady-state

In the picture below:

The first-order loop does not have sufficient gain to gull in

in spite of the DC in the output.

The second-order loop responds to a very small imbalance in the

phase-detector output, building up the DC in the capacitor (integration).

. .









l<u>,</u>

#### WHAT CAN GO WRONG?

1. "HANG UP". IF  $\triangle w_i = 0$  BUT ORIGINAL  $\emptyset_p$  IS 180°,

IT MAY TAKE A LONG TIME TO GET THE PLL INTO SYNCHRONISM.

REASON? THERE IS NO Ø DET OUTPUT!

2. EXTRANEOUS PHASE SHIFTS CAN CAUSE PUSH-OUTS OR EVEN FALSE LOCKS.

3. NOISE

4. DC OFFSETS

"Pull-in" is accomplished by small DC voltages produced during each cycle of phase detector output (in the closed loop) while attempting synchronization. These become extremely small and unreliable (because of extraneous DC offsets) far away from the lock-in range.

CONSIDER THE CASE WHERE THE Ø DET IS NOT OF THE MULTIPLIER TYPE.

RECALL THAT THE Ø DET SLOPE (=SENSITIVITY) ENTERS AS A GAIN FACTOR IN THE LOOP, AND THEREFORE ALSO IN THE LOOP BANDWIDTH. WE NORMALLY OPERATE WITH SMALL  $\emptyset_{p}$ .

THEREFORE, THE SLOPE AT  $\varphi_e \approx 0$  determines the loop bandwidth. KEEPING THIS SLOPE CONSTANT, THE MAX. OUTPUT OF THE Ø DET DEPENDS ON THE SHAPE OF THE CHARACTERISTIC.

Assume a slope of 1 at  $\mathbf{ø}_{\mathrm{e}}~\precsim\mathbf{0}.$ 

Γ

FOR A MULTIPLIER-TYPE Ø DET, THE MAX OUTPUT = 1.



THIS ØDET IS OBTAINED USING A MULTIPLIER BUT SQUARE WAVES INSTEAD OF SINE WAVES AS CARRIERS.

FOR A SAWTOOTH ØDET CHARACTERISTIC WITH MONOTONIC RANGE INTT, THE MAX OUTPUT IS NTT.



÷

t



Fig. 2 Sawtooth phase comparator





-

:



.

.

THE HOLD-IN, LOCK-IN, AND PULL-IN RANGES ARE ESSENTIALLY INCREASED PROPORTIONATELY TO THE MAX Ø DET OUTPUT.
### REFERENCES

- 1. KLAPPER & FRANKLE
- F. GARDNER, "RAPID SYNCHRONIZATION", MICROWAVE SYSTEMS NEWS, FEB/MARCH 1976, pp. 57-64.
- 3. J. OBERST, "GENERALIZED PHASE COMPARATORS FOR IMPROVED PHASE-LOCKED LOOP ACQUISITION", IEEE TRANS. ON COM. TECH., DEC.1971, pp. 1142-1148.

. . .

B. ACQUISITION AIDS

-

AUXILIARY. SWEEP



### AUXILIARY SWEEP

- 1. MOST POPULAR ACQUISITION AID
- 2. QUADR: Ø DET. IS USUALLY ON THE SAME CHIP
- 3. SWEEP RATE  $\frac{dw}{dt} \leq w_n^2 = \kappa b$ , THEORETICAL IN SECOND-ORDER LOOP. TO INCLUDE ALL POSSIBLE INITIAL CONDITIONS, LIMIT IS

$$\frac{dw}{dt}$$
 <  $\frac{1}{2}$   $w_n^2$ 

4. IN THE PRESENCE OF NOISE, USE  $\frac{dw}{dt} < (1 - \frac{1}{G^2}) \frac{Kb}{2}$ 

WHERE G = CNR IN LOOP BANDWIDTH.

THIS HAS EXPERIMENTALLY GIVEN A 90% PROBABILITY OF ACQUISITION

5. NEEDS G > 6dB

EXAMPLE

VCO SENSITIVITY = 2 TT x 25,000 RPS/V K = 6.6 x 10<sup>5</sup>RPS, b = 1880 RPS LET 6 = 9dB and  $\Delta w_i = \pm 5 \times 10^5$  RPS THEN  $\frac{dw}{dt} < (1 - \frac{1}{\sqrt{8}}) - \frac{6.6 \times 10^5 \times 1880}{2} = 4 \times 10^8$  RPS/SEC LET US SWEEP OVER TWICE THE UNCERTAINTY



P - P VOLT. SWING =  $\frac{2 \times 10^6}{211 \times 25,000}$  = 12.8 VOLTS

MAX. VOLT. SLOPE =  $\frac{4 \times 10^8}{2TT \times 25,000}$  = 2.5 x 10<sup>3</sup> VOLT/SEC

REPETITION RATE OF SWEEP < 100H







THIS RESULTS IN A SQ. WAVE FM OF FREQ. DEV.  $\pm 3.8 \times 10^{-3} \times 25,000 = \pm 95 \text{ H}_2$ AT THE RATE OF  $\sim 100 \text{ H}_2$ .

COMPARE THIS AGAINST FREQ. DEV. DUE TO SIGNAL AND THE SIGNAL FREQ. BAND TO SEE IF IT CAN BE LEFT ON WITHOUT DISTURBING THE OUTPUT.

7

Sweep Implementation

(Second-order PLL)



A fixed current injected into the integrator of a 2nd-order PLL causes a voltage ramp to appear at the integrator output.

Ramp causes the VCO to sweep, thereby searching for signal.

QUAD. PHASE DET. IS USUALLY ON SAME CHIP.



LOCK INDICATOR:



SIMPLIFIED SWEEP CIRCUIT :

LOOP FILTER IS PART OF LOW-FREQ. OSC.. WHEN LOOP LOCKS, NEG. FEEDBACK AROUND LOOP EXTINGUISHES THE OSC..

### Discriminator-Aided Frequency Acquisition

If input SNR is large enough to permit use of a frequency discriminator, then frequency acquisition can be performed by the discriminator.

Prior to lock, phase loop is inoperative and discriminator forms conventional AFC loop.

When frequency error is reduced within lock-in range, the phase loop takes over and goes into phase lock; the frequency can either be disabled or can be permitted to furnish the loop damping.

RΕ

Very fast frequency acquisition is possible.

DISCRIMINATOR CNR TN BANDWIDTH MIST ΒE GREATER THAN 10DB  $(T \Omega)$ PLL \$ DET VCO LOOP Signal Filter FLL Frequency-Difference Detector

THRESHOLD). ABOVE CENTER FREQ. STABILITY DISCR. LIMITED **BY** MAY BE GREATER THAN WHICH PLL PIR. Reference: D. Richman, "Color-Carrier Reference Phase Synchronization

Accuracy in NTSC Color Television", Proc. IRE, 42, pp. 106-133, Jan. 1954



Reference: J. Barp, " Have Phase-Lock Accuracy and Top Lock-Up Time, Too," Microwaves, December, 1972, pp, 48-53,

~/ 22



The balanced discriminator

# ACTS AS FREQ. DET. WHEN OUT OF LOCK AND THEN AS PHASE DETECTOR

بر 12Operate on transition edges of rectangular waveforms (or pulses).

Contain memory of past sequences.

Can be constructed from "digital" IC's.

Outputs are rectangular, two-level waveforms.

But useful output is DC average of output pulses: an analog quantity.

A PLL with a sequential PD is an analog loop, even though the PD circuit may be constructed with digital components.

Flip-Flop Phase Detectors

The simplest sequential PD is an RS Flip Flop.



2

Typical operation:

Q is set true by negative edges of signal.

Q is reset by negative edges of VCO.

Widely used in laboratory phase meters.

DC Output of FF PD

Average DC output of Q terminal is linear function of phase difference  $\phi$  between signal and VCD.



Phase detector has sawtooth characteristic repeating every 360°.

Linear over full 360°. (Compare to sinusoidal PD.)

Normal tracking would be in center of linear region at  $\phi = 180^{\circ}$ .

#### Modified FF PD

Problem: If any signal transitions are missing, VCO resets RS FF, which then remains reset, indicating 180<sup>°</sup> phase error from normal. Loop tries to compensate apparent error by slewing away from correct tracking phase towards an extreme.

Conclusion: RS FF is suitable only if all transitions are certain to exist. Modification: Let VCO <u>toggle</u> FF rather than <u>reset</u> it.

Tracking operation is identical to RS FF.

Loss of signal causes FF to toggle on each VCO transition, giving 50% duty cycle on Q (equivalent to zero-error analog output).

References:

C.J. Byrne, "Properties and Design of the Phase-Controlled Oscillator with a Sawtooth Comparator", BSTJ, 41, pp. 559-602, March 1962.

A.J. Goldstein, "Analysis of the Phase-Controlled Loop with a Sawtooth Comparator", BSTJ, <u>41</u>, pp. 603-633, March 1962.

#### Sequential PD Response to Noise

Additive noise causes excess transitions on signal input.

Sequential PD responds to first "signal" transition following a VCO transition, irrespective of whether transition is real signal or caused by noise.

Noise crossings will bias the DC output of the sequential PD, as well as cause jitter, because the PD ignores the true signal crossing if a noise crossing occurs first.

Consequences: A sequential PD breaks up when subjected to significant noise; its threshold is much higher than that of a multiplier PD. A sequential PD is usable only if signal exceeds noise by a substantial margin.

Noise intolerance is inherent to all sequential PD's and not just FF's.

A popular sequential PD available as an inexpensive integrated circuit.



Consists of 4 interconnected flip flops.

Reference: Phase-Locked Loop Data Book, 2nd ed., Motorola, Inc.; August 1973.

J. F. Oberst, "Generalized Phase Comparators for Improved Phase-Locked Acquisition," IEEE Trans., Com. Tech., Dec. 1971, PP. 1142-1148.

M. A. Rich, "Designing Phase-locked Oscillators for Synchronization," IEEE Trans., Communications, July 1974, pp. 890-896.

- Active phase range is ±360<sup>0</sup>: double that of other PD's. Linear over entire active range.
- 2. Output characteristic is aperiodic, in distinction to all other PD's discussed. If PLL is unlocked, the Ø-F detector provides a steady Low condition on U or D, as appropriate, to indicate direction of frequency error. This slews VCO towards correct frequency for lock. Action is faster, more powerful and more reliable than pull-in. Phase-frequency detector provides aided frequency acquisition at no extra cost.
- 3. Both outputs quiescent at 0 = 0. Small 0 causes short pulses at U or D. Much easier to filter than 50% duty-cycle pulses of FF or Exclusive-OR phase detectors. (Less trouble with ripple.)
- Severely disrupted by missing transitions. Has same noise intolerance as all sequential PD's.
- 5. PULL-IN RANGE = HOLD-IN RANGE = 2TT K.
- 6. PULL-IN TIME, Tp,

$$Tp \not\gtrsim \frac{1}{b} ! \land [1 - \frac{\emptyset_e(0)}{\triangle_{W-K} \operatorname{sgn} \hat{\emptyset}_e(0)}]$$

WHERE s gn = "THE SIGN OF". PULL-IN IS RAPID

Device has two output terminals, U and D. Low (pulled-down) condition is active; High is inactive. Soth U and D can be High simultaneously, but not Low.

Low U indicates positive  $\Theta$  between R and V. Low D indicates negative  $\Theta$  between R and V. Duty cycle,  $d_{U}$  or  $d_{D}$ , of low condition indicates magnitude of  $\Theta$ . Useful output (DC analog average) is  $d_{U} = d_{D}$ .



89

### DOUBLE-LOOP PLL

IT IS POSSIBLE TO HAVE A WIDER LOOP DURING PUEL-IN AND THEN NARROW THE LOOP AFTER LOCK-IN.

THE OUTPUT OF THE QUADRATURE DET. (WHICH INDICATES LOCK) CAN BE USED AS THE SWITCHING SIGNAL.

WE CAN SWITCH EITHER THE GAIN OR AN ELEMENT OF THE LOOP FILTER.

72

## CHANGING PLL BANDWIDTH :

# WIDER DURING ACQUISITION





Modifying loop-filter parameters to aid acquisition. In (a) the filter-corner frequency is higher for larger input changes. In (b) the bandwidth is switched by an external nemal-

# INCREASED NOISE BANDWIDTH MAY BE A PROBLEM.

## DETECT COHERENTLY

# DIFFERENTIATE (DISCRIMINATOR ACTION)

*[]*2 ].3

## FORM BEAT FREQUENCY

## OPERATION :



DETECTOR.

QUASI-COHERENT FREQ. DIFFERENCE

QUADRICORRELATOR:

#### Problem

An order-2 type-1 PLL has a closed-loop response given by

$$\frac{\frac{s}{1000} + 1}{\frac{s^2}{106} + \frac{s}{1000} + 1}$$

The open-loop responge has one of its poles at 10 RPS, Find: (a) Hold-in range, (b) Pull-in range, (c) Pull-in time for a frequency offset of 10,000 RPS, (d) max. slope permitted for sweep in search and lock configuration, and (e) PLL closed-loop noise bandwidth. The phase detector is a multiplier.

Answers: 10<sup>5</sup> RPS, 14,000 RPS, 0.1 sec, 10<sup>6</sup> RPS/sec, 500Hz.

## SOLUTION (ACQUISITION)

FROM GIVEN H(s) AND THE TABLE IN LINEAR ANALYSIS:

a = 1000 RPS, Kb = 
$$10^6$$
, Bn =  $\frac{Kb(\frac{Kb}{a} + a)}{4a(\frac{Kb}{a} + b)}$  Hz

$$b = 10 \text{ RPS}$$
 (Given); THEREFORE,  $K = 10^5 \text{ RPS}$ .

(a) HIR = K = 
$$10^5$$
 RPS  
(b) PIR =  $2 [10^6(1 + \frac{10^5}{2000})]^{\frac{1}{2}} \approx 14,000$  RPS  
(c) PIT  $\approx \frac{10^3(10^4)^2}{(10^6)^2} = 0.1$  SEC.  
(d)  $w_n^2 = Kb = 10^6$  RPS/SEC

(e) Bn = 
$$\frac{10^6(10^3 + 10^3)}{4 \times 10^3(10^3 + 10)}$$
 = 500 Hz

DISTORTION AND NOISE CALCULATIONS

J

Jacob Klapper

WE SHALL CONSIDER:

(1) LINEAR DISTORTION AND

(2) NONLINEAR DISTORTION

LINEAR DISTORTION  $\stackrel{\Delta}{=}$  DISTORTION OF OUTPUT WAVESHAPE CAUSED BY LINEAR TIME-INVARIANT COMPONENTS THAT CHANGE AMPLITUDE AND PHASE RELATIONSHIPS AT THE DIFFERENT FREQUENCIES AT WHICH THE WAVE HAS ENERGY.

EXAMPLE: SQUARE WAVE FED INTO INTEGRATOR BECOMES A TRIANGULAR WAVE AT ITS OUTPUT.



7?

SOURCES: (1) Ø DET. (MULTIPL. TYPE) (2) VCO NONLINEARITY (3) BASEBAND AMPL. OVERLOAD

NONLINEAR DISTORTION

Wm = 43×10° RPS R\_= 430 J, L= 10 H, C= 54 F Note: There is no unique set OF RL, L, AND C. CHOOSE ONE PARAMETER WITH CONVENIENT VALUE AND THEN CALCULATE THE OTHER TWO

FDM/FM DESIGN DISCUSSED EARLIER,

EXAMPLE : FOR THE GOO CHANNEL

## DISTORTION (NONLINEAR)

FOR SMALL VALUES OF DISTORTION :

IN TERMS OF TRUNCATED POWER SERIES.

2. REPLACE NONLINEAR ELEMENT BY LINEAR ELEMENT PLUS DISTORTION GENERATOR.

3. USE LINEAR ANALYSIS TO OBTAIN

AMOUNT OF DISTORTION.



(b)

50

# EXAMPLE : PHASE DETECTOR DISTORTION

SIN 
$$\phi_e(t) = \phi_e(t) - \frac{\phi_e^3(t)}{3!} + \cdots$$

$$\therefore \phi_{d}(t) = -\frac{\phi_{e}^{3}(t)}{6} = \frac{-1}{6} \left[ \left( 1 - H(s) \right) \frac{\Phi}{L}(s) \right]^{3}$$



· .

EXAMPLE: TWO-TONE TEST OF VOICE CHANNEL, SECOND-ORDER PLL.  

$$\begin{aligned}
& \oint_{1} (t) = \frac{\Delta \omega_{1}}{\omega_{1}} \cos \omega_{1} t + \frac{\Delta \omega_{2}}{\omega_{2}} \cos \omega_{2} t \\
& \text{LET} \quad \omega_{1} = 2\overline{u} \times 10^{3} \text{ RPS} \quad \text{AND} \quad \omega_{2} = 2\overline{u} \times 9 \times 10^{3} \text{ RPS} \\
& \text{THEN} \quad \omega_{1} = 2\overline{u} \times 10^{3} \text{ RPS} \quad \text{AND} \quad \omega_{2} = 2\overline{u} \times 9 \times 10^{3} \text{ RPS} \\
& \oint_{d} (t) = -\frac{1}{6} \left[ \frac{\omega_{1} \Delta \omega_{1}}{\omega_{n}^{2}} \cos (\omega_{1} t + \psi_{1}) + \frac{\omega_{2} \Delta \omega_{2}}{\omega_{2}^{2}} \cos (\omega_{2} t + \theta_{1}) \right] \\
& \text{OBTAINED} \\
& \Lambda \text{USING} \quad \text{APPROXIMATION} \\
& \left| 1 - H(s) \right| \approx \left| \left( \frac{s}{\omega_{n}} \right)^{2} \right| , \\
& \Psi \quad \text{AND} \quad \Theta \quad \text{ARE} \quad \text{THE} \quad \text{ANGLES} \quad \text{OF} \\
& \left| - H(s) \quad \text{AT} \quad \omega_{1} \quad \text{AND} \quad \omega_{2} \quad \text{, RESPECTIVELY}.
\end{aligned}$$

SEPARATING INTO INTERMODULATION (IM) AND HARMONIC (H) TYPES, AND EXCLUDING FREQUENCIES OUTSIDE OF 4-KH2 VOICE BAND, WE GET

$$\left(\frac{S}{D}\right)_{IM} = \frac{8\omega_{m}^{6}}{\omega_{1}\omega_{2}\omega_{1}^{2}\omega_{2}(\omega_{2}-2\omega_{1})}$$

AND

$$\left(\frac{S}{D}\right)_{H} = \frac{8\omega_{n}^{6}}{(\Delta\omega_{1})^{2}\omega_{1}^{4}}$$

1--





EXAMPLE: VCO DISTORTION

QW(t) = DEVIATION AWAY FROM CENTER FREQ. J(t) = INPUT CONTROL VOLTAGE  $\Delta \omega(t) = \alpha_{v} \tau(t) + \alpha_{2} [\tau(t)]^{2} + \alpha_{v} [\tau(t)]^{3} + \cdots$ TYPICALLY SQUARE-LAW DOMINATES UNLESS PUSH-PULL ARRANGEMENTS ARE MADE . THEN  $V_d(t) \approx \frac{q_2}{a} \left[ V(t) \right]^2$ CONSIDER FDM OF (TWO-SIDED) POWER SPECTRAL DENSITY W(f) THEN

$$W_{d}(f) = \left(\frac{a_{z}}{a_{y}}\right)^{2} 2 \int W(u)W(f-u) du + \overline{V(t)}J(f)$$

/ 4



. 2



T

17 m

 USE TRIANGULAR OR OTHER LINEAR Ø DET. (APPLICABLE ONLY FOR HIGH CNR)

2. USE ERPLD

- 3. VCO: USE PUSH-PULL TECHNIQUES, MULTVIBRATOR TYPE
- 4. AS CARRIER AMPLITUDE RISES ABOVE THRESHOLD AND DISTORTION BECOMES DOMINATING, LET INCREASING AMPLITUDE INCREASE LOOP K.
- 5. CHOOSE APPROPRIATELY OUTPUT OF LOOP. DISTORTION REDUCED BY LOOP GAIN IF OUTPUT IS TAKEN AT OUTPUT OF DISTORTING ELEMENT.

\_\_\_\_\_
THIS SCHEME LOWERS DISTORTION

DUE TO VCO

1



15

VCO NOISE DUE TO NOISY LOOP ELEMENTS:

AS FOR DISTORTION, REPLACE NOISY ELEMENT BY NOISELESS ELEMENT PLUS AN EQUIVALENT NOISE GENERATOR AT VCO OR LOOP INPUT.

EQUIVALENT NOISE GEN. IS OBTAINED BY MEASURING VCO NOISE IN OPEN LOOP.

•

AT LOOP INPUT

 $\emptyset_i(t) = \emptyset_{is}(t) + \emptyset_n(t)$ 

WHERE

 $\phi_{is}$  (t) = MODULATION DUE TO SIGNAL

 $\emptyset_n$  (t) = MODUL. DUE TO VCO PHASE NOISE.

### EXAMPLE

SUPPOSE MEASUREMENTS SHOW EQUIV. NOISE GEN. AT VCO INPUT TO HAVE A POWER SPECTRAL DENSITY En (f)

$$En (f) = \frac{h_{u}}{\left(\frac{w}{w_{b}}\right)^{2} + 1}$$

THEN THE EQUIV. PHASE NOISE GEN. AT THE PLL INPUT HAS THE PSD

$$W_n(f) = \frac{K_3^2 N_4}{w^2 [(\frac{w}{w_b})^2 + 1]}$$
,  $K_3 = VCO SENS.$ 

THE PHASE ERROR DUE TO THIS NOISE IS

$$\vec{p}_{en}^{2}(t) = \int_{0}^{\infty} W_{n}(f) \left| 1 - H(jw) \right|^{2} df$$

FOR SECOND-ORDER LOOP 
$$(\overline{1} = \frac{1}{2})$$

$$\overline{\Phi_{e_m}^2(t)} = \frac{\kappa_s^2 m}{2\pi \omega_m} \int_{0}^{\infty} \frac{\left(\frac{\omega}{\omega_m}\right)^2 d\left(\frac{\omega}{\omega_m}\right)}{\left[\left(\frac{\omega}{\omega_k}\right)^2 + 1\right] \left[\left(\frac{\omega}{\omega_m}\right)^4 - \left(\frac{\omega}{\omega_m}\right)^2 + 1\right]}$$

CONSIDER LOOP FOR REFERENCE EXTRACTION (NARROW BAND), THEN

AND

$$\overline{\oint_{len}^{2}(t)} = \frac{K_{3}^{2} \eta_{m}}{4 \omega_{m}}$$

REFERENCE : KLAPPER & FRANKLE, CH.G.

Ъў [5] ENCESS DELAY

Open-loop excess phase shift or delay are due to:

Physical electrical length of signal path

Stray high-frequency poles

Finite response time of elements

We can model it as pure delay, based on the phase shift in the critical region, i. e., where  $|G(jw)| \approx 1$ .  $G_d(s) = \text{open-loop response including delay} = G(s)e^{-sT}$ T = delay due to excess phase shift Delay increases noise bandwidth of closed loop. We can minimize B<sub>n</sub> by moving zero a. Graph below illustrates increase in minimum B<sub>n</sub> caused by excess phase shift and the ratio of the new value of a to the optimum value of a for a loop without excess phase shift.

For example, for an excess phase shift of 20\*, the noise bandwidth is doubled and the optimum zero frequency is 8% lower.





### PROBLEM (Distortion)

Consider a VCO with a nonlinearity dominated by the square-law term. Find the equivalent distortion generator if the control voltage is 2sin1000t and the second harmonic distortion component is 40dB below the desired fundamental.

11

# SOLUTION (DISTORTION)

$$\Delta w(t) = a_1 v (t) + a_2 [v (t)]^2$$

$$v_d(t) = \frac{a_2}{a_1} [v (t)]^2$$

$$a_2 [2 \sin 1000t]^2 = 4 a_2 \sin^2 1000t$$

$$= -2a_2 \cos 2000t + 2a_2$$

$$v_d(t) = 10^{-2} [2SIN1000t]^2 = 4 \times 10^{-2} SIN^2 100t$$

ACTUAL VCO



FREQUENCY SYNTHESIS

•

FREQUENCY SYNTHESIZER:

A VERY STABLE SOURCE WHOSE FREQUENCY CAN BE CHANGED INCREMENTALLY. EARLY VERSIONS USED SWITCHING FROM XTAL TO XTAL.

MODERN VERSION USES A SINGLE XTAL OSC AND A PLL.

EXAMPLE:

HP3325A SYNTHESIZES 1 Ht to 21 MHz with 11 DIGIT RESOLUTION.

**REFERENCES:** 

- 1. W. EGAN, FREQ. SYNTHESIS BY PHASE LOCK, 1981.
- 2. V. MANASSEWITSCH, FREQ. SYNTHESIZERS, 2nd. ED., 1980.
- 3. D. DANIELSON AND S. FROSETH, "A SYNTHESIZED SOURCE WITH FUNCTION GENERATOR CAPABILITIES", HP Journal Jan. 1979, pp. 18-26.
- 4. MOTOROLA LITERATURE

# PARAMETERS OF INTEREST:

RANGE OF OUTPUT FREQUENCIES RESOLUTION SPEED OF RESPONSE TO AN INSTRUCTION PHASE NOISE ABOUT THE CARRIER PURITY OF OUTPUT (SPURIOUS)

EXAMPLE OF SPECS!

Partial Performance Specification for the First Local Oscillator of Model DCR-30 Computer-Controlled Receiver, Manufactured by GI Electronic Systems Division



Figure 7-24 Phase-noise requirement for the first local oscillator of model DCR-30B computer-controlled receiver, manufactured by GI Electronic Systems Division.

· - -

TYPE OF SYNTHESIZERS:

1. ALL DIGITAL

2. DIRECT

3. INDIRECT (PHASE-LOCKED)

OF THESE, THE INDIRECT IS THE LEAST EXPENSIVE BUT REQUIRES THE GREATEST SOPHISTICATION IN DESIGN BECAUSE OF CONFLICTING RE-QUIREMENTS ON THE PARAMETERS.

FOR EXAMPLE:

LOWER SPURIA REQUIRE SMALLER PLL BANDWIDTH, BUT THIS MAY DECREASE UNDULY SPEED OF RESPONSE.

111.

THIS IS ONLY ONE OF A NUMBER OF SUCH CONFLICTING REQUIREMENTS.

INDIRECT TYPES:

- . ANALOG
- . <u></u>₿ N
- . DUAL-MODULUS
- . FRACTIONAL N

The Digital (Look-Up-Table) Synthesizer







Some signals from the digital synthesizer.

**OPERATION:** 

- 1. WAVEFORM SYNTHESIZED PIECE BY PIECE.
- A NUMBER, ▲Ø, IS SHIFTED INTO ACCUMULATOR AT CLOCK FREQUENCY.
   ACCUMULATOR OUTPUT IS AS SHOWN.
   FOR A HIGHER FSYN, USE LARGER ▲ Ø.
   CAPACIT OF ACCUMULATOR CORRESPONDS TO ONE COMPLETE CYCLE.
   WHEN ACCUMULATOR REACHES CAPACITY, IT RESETS.
- 3. MEMORY CHANGES & TO COS & (via table look-up).

PROPERTIES OF ALL-DIGITAL:

- 1. FAST RESPONSE (+)
- 2. FINE RESOLUTION (+)

.

- 3. UPPER FREQ. LIMITED BY CURRENT MEMORIES (-)
- 4. BEST REPORTED SPURIOUS SUPPRESSION: 50-60dB (-)

.

.

.

٠



EXAMPLE USES 28.MHz LINE

**PROPERTIES:** 

1. FAST RESPONSE 2. FINE RESOLUTION 3. LOW SPURIA 4. COSTLY & BULKY

1

EACH MIXER REMOVES A DIGIT

OPERATION:

RANGE: 300MH2 -309,99 MH2 IN 10KH2 STEPS. 1000 FREQUENCIES, 3DECIMAL DIGITS.

1-5



INDIRECT (FLE) SYNTHESIZER TYPE





2

ŝ



Digital phase-locked loop synthesis, main phase-locked loop.

ADDITIONAL FLEXIBILITY VIA FIXED DIVIDER N2 AND THE MIXER.



Double digital phase-locked loop synthesis: an example.

. - -

SECOND LOOP PERMITS FINER RESOLUTION

IF VCO FREQ. IS TOO HIGH FOR PROGRAMMABLE DIVIDER, USE FIXED DIVIDER FIRST.



Af=Pfref Tomin

PROBLEM:



HERE OF= FREF BUT PLL BANDWIDTH

IS REDUCED BY FACTOR P.

11

 $f_{SYNTH} = [N \cdot P + A] f_{REF}$ (PROOF IS IN MC12012) Fort in steps of Afref

EQUATION FOR DESIGN:

TWO-MODULUS PRESCALAR (DIVIDE BY POR P+1)

PROGRAMMABLE COUNTER %N

LOOP INCLUDES:



- FREQUENCY SYNTHESIS BY TWO MODULUS PRESCALING

DUAL-MODULUS DIVIDERS.

WE CAN HAVE A HIGH - FREQUENCY PRESCALAR AND RETAIN OF = FREF AND THE PLL BANDWIDTH BY USE OF غي ۽

FOR A RANGE OF NTOTAL VALUES IN SEQUENCE: A. SEQUENCE - A FROM O TO P-1 B. INCREMENT N BY 1 C. SEQUENCE - A FROM O TO P-1 ETC..

IF P=2<sup>K</sup> (K= INTEGER), THEN PROGRAMMING. CAN USUALLY BE DONE VIA BINARY CODE, FOR THE NTOTAL. 2 M. J. Lus Hen a 2 p+2 the the a

Next page 1th

AS WE INCREMENT "A", WE CHANGE FSYNTH BY FREF. HOWEVER, PROGRAMMABLE COUNTERS HAVE INPUT FREQ =  $\frac{f_{syn}}{p}$ 

NOTE:

NUMBER IN N COUNTER MUST BE GREATER OR EQUAL TO NUMBER IN "A" COUNTER. OTHERWISE ERRORS WILL OCCUR. Ntotal(MIN) > (P-1)P.; Ntotal (MAX) = Nmax P + AMAX

EXAMPLE:

fsynth = 90 MHz to 110 MHz in 100KHz steps use P=10
SOLUTION:

fref = 100 KHZ, A = 10 to 9, N = 10 to 110 Iowest fsyn for N = 90 and A = 0 highest fsyn for N = 110 and A = 0 For N = 90, A = 1, we have (901) fref = 90.2 MHZ NOTE: N > A; (P-1) P = 90;



MOTOROLA SEMICONDUCTOR GROUP MOS INTEGRATED CIRCUITS DIVISION LOGIC AND SPECIAL FUNCTIONS

# PHASE LOCKED LOOP FREQUENCY SYNTHESIZERS

PRODUCT		SCHEDULED INTRODUCTION DATE
• MC145144: 4-E MC MA	BIT DATA BUS PROGRAMMABLE, SINGLE ODULUS FOR TV TUNING (2nd SOURCE ATSUSHITA MN6044)	MAR '80
• MC145145: 4-E	BIT DATA BUS PROGRAMMABLE, SINGLE ODULUS	MAR '80
• MC145146: 4-E MC	BIT DATA BUS PROGRAMMABLE, DUAL ODULUS	MAR '80
• MC145151: PA SII	ARALLEL PROGRAMMABLE, NGLE MODULUS	MAR '80
• MC145152: PA DL	ARALLEL PROGRAMMABLE, UAL MODULUS	MAR '80
• MC145155: SE SI	ERIAL PROGRAMMABLE, NGLE MODULUS	OCT '79
• MC145156: SE	ERIAL PROGRAMMABLE, UAL MODULUS	OCT '79

ka,



AA00578

# MC145155 SINGLE MODULUS PRESCALE SERIAL PROGRAMMING

- 18 PIN PACKAGE
- 25 MHz TYPICAL INPUT FREQUENCY
- IMPROVED 3 STATE PHASE DETECTOR
- TWO PHASE DETECTOR OUTPUT METHODS
- PROGRAMMABLE 14-BIT + N COUNTER
- 8 ROM PROGRAMMED REFERENCE DIVIDER VALUES
- ON CHIP OSCILLATOR (EXTERNAL XTAL)
- IDEAL FOR MICROPROCESSOR CONTROL

A00677



VDD-

Laich

7-Bit Shift Register

Enableo 13

Datac 12

Clock a 11

Latch

10-Bit Shift Register

137

059809

15 SW2

14 • SW1

Latch

2-8it Shift

Register

### MAXIMUM RATINGS (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	VDD	-0.5 to +10	Vdc
Input Voltage, All Inputs	Vin	-0.5 to VDD +0.5	Vdc
DC Current Drain Per Pin		10	mΑ
DC Current Drain VDD or VSS Pins		30	mA
Operating Temperature Range	TA	- 40 to + 85	°C
Storage Temperature Range	Tstg	- 65 to + 150	°C

#### ELECTRICAL CHARACTERISTICS

Characteristic	Sumbol	Vaa	TLow		25°C			THigh		Linite
	Synbol	¥DD	Min	Max	Min	Тур	Max	Min	Max	
Power Supply Voltage Range	o	-	3	9	3	-	9	3	9	Vdc
Output Voltage 0 Level Vin = VDD or 0	VOL	ი ი ა ი	-	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
Vin = 0 or VDD 1 Level	∨он	350	2,95 4.95 8.95		2.95 4.95 8.95	3 5 9		2.95 4.95 8.95	1 + 1	
Input Voltage 0 Level Vo = 2.5 or 0.5 Vo = 4.5 or 0.5 Vo = 8.5 or 1.5	VIL	3 5 9		0.9 1.5 2.7	_ _ _	1.35 2.75 4.05	0.9 1.5 2.7		0.9 1.5 2.7	Vdc
Vo = 0.5 or 2.5 1 Level Vo = 0.5 or 4.5 Vo = 1 5 or 8.5	ViH	3 5 9	2.10 3.5 8.3	111	2.10 3.5 6.3	1.65 2.75 4.95	- - -	2.10 · 3.5 6.3		
Reverse Breakdown Voltage SW1, SW2	Vadso	3-9	15	-	15	24	-	15	-	V
Output Current         Source           VOH = 2.7         VOH = 4.6           VOH = 8.5         VOH = 8.5           VOL = 0.3         Sink	юн	3 5 9 3	-0.44 -0.84 -1.3 0.44	1 1 1	-0.35 -0.51 -1.0 0.35	-0.66 -0.88 -1.3 0.66		-0.22 -0.36 -0.7		mAdc
V <sub>OL</sub> = 0.4 V <sub>OL</sub> = 0.5	<sup>I</sup> OL	5 9	0.64 1.3	-	0.51	0.88	-	0.36		
Output Current Modulus Control Source V <sub>OH</sub> = 2.7 V <sub>OH</sub> = 4.6 V <sub>OH</sub> = 8.5	юн	ი ა ი	0.15 0.45 0.75	111	0.25 0.75 1.25	0.5 1,5 2.5	- - -	0.08 0.23 0.38	- - -	mAde
Output CurrentSW1, SW2, Modulus Control $V_{0L} = 0.3$ Sink $V_{0L} = 0.4^{\prime}$ Vol = 0.5	IOL	3 5 9	0.48 0.90 2.10		0.8 1.5 3.5	1.6 3 7	-	0.24 0.45 1.05		Am
Input Current Other Inputs Enable fin, OSCin	կլ	9 9		±0.3 -60 ±15	- - -	± 0.00001 - 25 ± 5	±0.1 -50 ±10	-	±1.0 -35 ±8	Adc
fin, OSCin Other Inputs	<sup>h</sup> н	9	_ _	± 15 ± 0.3	-	±5 ±0 00001	± 10 ± 0.1	-	±8 ±1.0	
Input Capacitance	Cin	3-9	~	10	~	6	10	-	10	øF
Output Capacitance	Cout	3-9		10	-	<del>8</del>	10	_	10	ØF
Quiescent Current	ססי	3 5 9	-	800 1200 1600	- -	200 300 400	900 1200 1600		1600 2400 3200	Adcمر
3-State Leakage Current PDout	<u>ار</u>	9	-	±0.1	-	±0.0001	±0,1	-	±3.0	µAdc

NOTE:  $T_{10W} = -40^{\circ}C$  $T_{high} = 85^{\circ}C$ 

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range VSS  $\leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

# **MOTOROLA** Semiconductor Products Inc.



1) for NAV , FR = 50 kHz, + 8 = 64 using 10.7 MHz lowside injection, N<sub>total</sub> = 1945 2145

- for COM T FR = 25 kHz, + R = 128 using 21.4 MHz birihside injection, N<sub>total</sub> = 4720 5/081
- for COM R FR = 25 kHz, + R = 128 using 21.4 MHz liighside injection, Niolal = 5576.62%

2) A + 327 + 33 dual modulus approach is provided by substituting an MC12011 (+ 87 + 9) for the MC12013. The devices are provided by substituting an MC12011 (+ 87 + 9) for the MC12013. The devices are provided by substituting an MC12011 (+ 87 + 9) for the MC12013.

3) A 6 4 MHz oscillator crystal can be used by selecting + A  $\approx$  128 (code 010) for NAV and  $\pm$  R  $\approx$  256 (code 011) for COM

The technique of dual modulus prescaling is well established as a method of achieving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler,

In dual modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P+1 in the prescalar for the required amount of time (see modulus control definition). The MC145156 contains this feature and can be used with a vanety of dual modulus prescalars to allow speed, complexity and cost to be tailored to the system requirements. Prescalars having P, P+1 divide values in the range of -3/+4 to -128/+129 can be controlled by the MC145156.

Several dual modulus prescalar approaches suitable for use with the MC145156 are given in Figure 7. The approaches range from the low cost  $\pm 15/\pm 16$ , MC3353P device capable of system speeds in excess of 100 MHz to the MC12000 sories having capabilities extending to greater than 500 MHz. Synthesizers featuring the MC145158 and dual modulus prescaling are shown in Figures 8 and 9 for two typical applications.

### DESIGN GUIDELINES APPLICABLE TO THE MC145156

The system total divide value (Ntotal) will be dictated by the application, i.e.

N is the number programmed into the +N counter; A is the number programmed into the +A counter, P and P+1 are the two selectable divide ratios available in the two modulus prescalers. To have a range of N<sub>total</sub> values in sequence, the +A counter is programmed from zero through P-1 for a particular value N in the divide N counter. N is then incremented to N+1 and the +A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for  $N_{\text{total}}$ . These values are a function of P and the sign of the +N and +A counters. The constraint N > A always applies. If  $A_{\text{max}} = P - 1$  then  $N_{\text{min}} > P - 1$ . Then  $N_{\text{total}} - \min = (P - 1) P + A$  or (P - 1) P since A is free to assume the value of zero.

Ntotal - max = Nmax • P + Amax

To maximize system frequency capability, the dual modulus prescalar's output must go from low to high after each group of P or P+1 input cycles. The prescalar should divide by P when its modulus control line is high and by P+1 when its modulus control is low.

For the maximum frequency into the prescaler ( $F_{VCO}$  max), the value used for P must be large enough such that:

- A. F<sub>VCD</sub> max divided by P may not exceed the frequency capability of Pin 10 of the MC145156.
- B. The penod of F<sub>VCO</sub>, divided by P, must be greater than the sum of the times:
  - Propagation delay through the dual modulus prescaler.
  - b. Prascaler setup or release time relative to its modulus control signal.
  - c. Propagation time from  $f_{11}$  to the modulus control output for the MC145156.

A sometimes useful simplification in the MC146156 programming code can be achieved by choosing the values for P of 8, 16, 32, 64 or 128. For these cases, the desired value for N<sub>total</sub> will result when N<sub>total</sub> in binary is used as the program code to the +N and +A counters treated in the following manner:

- A. Assume the  $\Rightarrow$  A counter contains "b" bits where  $2^{b} = P$ ,
- B. Always program all higher order A counter bits above "b" to zero.
- C. Assume the + N counter and the + A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10+b bits in length. The MSB of this "hypothetical" counter is to correspond to the MSB of +N and the LSB is to correspond to the LSB of + A. The system divide value, N<sub>total</sub>, new results when the value of N<sub>total</sub> in binary is used to program the "New" 10+b bit counter.

#### RGURE 7 - HIGH FREQUENCY DUAL MODULUS PRESCALERS FOR USE WITH THE MC146158

MC12009	-5/-8	440 MHz
MC12011	-8/-9	500 MH1
MC12013	= 10/ = 14	500 MHz
•MC3393	+ 15/ + 18	140 MHz

\*Proposed introduction in 1980

TOROLA Semiconductor Products Inc.

By using two devices several dual modulus values are achievable:



E

DELAY LIMITATIONS OF DUAL-MOD SYNTH:

PERIOD OF FVCO/P MUST BE GREATER THAN THE SUM OF THL

A. PROPAGATION DELAY THROUGH DUAL-MOD PRESCAL

- B. PRESCALER SETUP OR RELEASE TIME RELATIVE TO ITS MODULUS CONTROL SIG.
- C. POPPAGATION TIME FROM FIN (DUAL-MOD PRESCAL R OUTPUT) TO THE MODULUS CONTROL OUTPUT OF THE SYNTHESIZER.

A AND B ARE OBTAINED FROM DUAL-MOD PRESCAL & SPECS, WHILE C IS PROPERTY OF SYNTHESIZER.

## PROBLEM (SYNTHESIZER):

DESIGN A FREQ. SYNTHESIZER

fsyn = 18. MHz to 180. MHZ

in 50 KHz STEPS

USE A DUAL-MODULUS CHIP.

.

### SOLUTION:

: .

ł

;

USE MC 145156 SYNTH USE MC 12013 \$ 10 / \$ 11 PRESCALAR HIGHEST NP + A =  $\frac{180}{.05}$  = 3600 LOWEST NP + A =  $\frac{.05}{.05}$  = 360 USE 1 MHZ XTAL, R =  $\cancel{12}20$ LET N = 36 to 360 A = 0 to 9

P = 10/11

PROBLEMS WITH W SYNTHESIS:

fsynth = Nfref

fref =  $\Delta F$  (Freq. increments).

small  $\Delta$  f results in small PLL BADWIDTH.

MULTIPLE LOOPS ARE COSTLY AND HAVE MORE SPURIA.

USE FRACTIONAL N SYNTHESIS:

LET N HAVE DECIMAL FRACTIONAL DIGITS

e.g. N = A.abc

fsynth = A.abcxfref

 $\Delta$  f = .00Cfref

EXAMPLE: LET N = 450.123, fref = 1KHZ. THEN  $\Delta f = 10^3 x .003 = 3HZ$ 

\_\_\_\_\_



FRACTIONAL-N SYNTHESIS:

I.

INCLUDES COMPONENTS OF DIVIDE-BY-N SYNTHESIS. OUTPUT FREQ. = N.F X fref

HP's N IS BETWEEN 300 AND 600 AND fref = 100 KHZ

F IS ANY INTEGER 12 DIGITS LONG.

THE FRACTIONAL PART F IS ENTERED INTO F REGISTER IN BCD FORM AND STORED THERE. ONCE DURING EACH CYCLE OF THE 100KHZ REF, THE CONTENTS OF F REGISTER ARE ADDED TO CONTENTS OF PHASE ACCUMULATOR.

WHENEVER THIS ADDITION CAUSES ADDER TO OVERFLOW, ONE CYCLE OF THE VCO OUTPUT IS DELETED FROM COUNT-BY-N INPUT.

### EXAMPLE

SUPPOSE WE WANT FREQ. N.1 X 100KHZ.

ENTER 0.1 IN F REGISTER.

0.1 IS ADDED TO ACCUMULATOR EVERY REFERENCE CYCLE.

ADDER OVERFLOWS EVERY 10 REF CYCLES.

VCO HAS 10N + 1 REF CYCLES => N.1

------
WHEN THE DESIRED OUTPUT IS NOT AN INTEGRAL MULTIPLE OF TREF, THE VCO/N PULSE GAINS AFRACTIONAL PART OF A CYCLE WITH RESPECT TO THE REF EACH TIME IT OCCURS. THUS THE ØDET PULSE BECOMES WIDER DURING EACH SUCCESSIVE REF CYCLE. THIS RESULTS IN UNDESIRABLE MODULATION SIDEBANDS.



ANALOG PHASE INTERPOLATOR (APE)

COUNTER - ACTION: USE API

1

API ANTICIPATES THIS SPURIOUS PHASE FROM THE SETTINGS OF THE F REGISTER AND COMPENSATES FOR IT.

IT MAKES THE INTEGRATOR START FROM A LOWER LEVEL SO THAT ITS OUTPUT WILL NOT BE EFFECTED BY THIS EXTRA PHASE.

HOWEVER SIDEBAND SUPPRESSION IS LIMITED.

CURRENTLY ~ 50-60 dBC. (dBC = dB with respect to carrier)

, , ·

Fig. 4. Statium ond all show the energy and oppresentation values 44 Soundul output the output solare exists in the social allett which shows the spectrum on a 5-001-Mm2 sine-wave output without the use of 44. Priorical right shows the scentrum of the same output with 44.

100-kHz reference pulse turns it off. Thus, the level of the integrator output after the ramp up is proportional to the phase difference between VCON and the 100kHz reference. This level is retained by the sampleand-hold circuit and passed to the VCO. Following the sampling, the bias signal turns on the bias current which ramps the integrator down to the starting level.

When the desired output frequency is not an integral multiple of the reference frequency, the VCO/N pulse cams a fractional part of a cycle with respect to the reference each time it occurs. Thus, until a pulse detection occurs, the phase detector pulse becomes wide: and the integrator ramps up further during rach succeeding reference cycle. It is therefore necessary to ramp down further each time so the integrator ramp up will always end at the same level. The necessary change in rame-down current is controlled by the API switches which are in turn controlled by the phase accumulator. At the end of each reference cycle, the number stored in the accumulator corresponds to the difference in phase between the VCON pulse and the reference. Each of the top five decimal digits of this number controls one of the five API bias switches, and turns on the switch for a period inversely proportional to the numerical value of the digit. The bias current is thus adjusted according to the phase difference

Since the number in the phase accumulator of the trols the phase of the VCO through the action of the API currents, the VCO phase can be changed arbitratily by changing this number. Hence, by adding an increment to the F register for one reference cycle and



Fig. 5. Details of analyg phase interpolation



### SPECIFICATIONS

# HP Manual 2225A Summarian Community

}

ł

-

ł

10 10 1047 per pe synt 2 diet 10 - 2 dies mit 101

MAR STRAAL (UVER) (a managemen anticlassis) ku, COnnel CTCA: Anti provider a mat a mar anno RACA'105 (anti-mar an anna a a dir gan ak-di Mar-Utuli (a antaning

Handji - I ver up obje på ven tils i som at å attansati attansat. I 3-40 mil - Marki soms-

 5		-		1	
	ŧ	-	-	-	-

	-	10.00 *	-	19 88 V		14 AU V
	6.3mi	3 504 5	6 300 Av	1.000	•	2 <b>37</b> 7 4
aller states	· 16 m	- 23 📾		-36.89	- 67 1%	-

### NUCLUTION & CON 2 IN HOLE OF \$2 AD IN STREET

ACCURACY & Real Provide	a survey and a survey and the statements
and the second s	an a suga sugar a sugar da su
have seen to assume the	and the fill and the same
	parts will say to 20 years growing with
	and the state of t
	787. 2 - 19 # 19 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -
-	116 10 10 10 10 10 10 10 10 10 10 10 10 10
	7 M 1 M 2 M 10 M
	and a sum and summer of the

man or birder strage.	
No reg no no pro-	r me i an u t the
Harry in 19 14th	A PAL S ARE IN £ MORY
TO APPRE IN \$50 PROOF	125.119.01.000

-----

and the space. It is a second to be a place

# 

-

Property Reality	
19 HE & 10 HE	
# ••• • <b>#</b> ••	
All was and some	~~**
2 minutes of 18 minutes	- 30 🛋
	- 2 -

the synchronize is now

### COMPANY OF . .

Read and little will be taken the at the

Chandres .

# 00400-007 0. 0. 0 mm b para artenan, 3 be anno 2070-00 700, - 1.a b san p anno 200 a' ma sin anno 20 a' anno 200 a' mail 2010-0170 a' mail

anna, allanta Anti- ci m' far a Ar

OC OTHER

### 

Averable BC CHL + HAP AC INDEX, 2 & B + LA HABLE BC - AC Insumer () AND 2 + 5 + 6 + April 2 + April 2 And ChL + April 2 AND CL + TAIL + April 2 AND CL + APRIL + APR

----

Presso Offices Presso Offices National 2 http://www.arcong.comm.org/press/2016.0 National Program (Program) National Program (Program) National Program (Program)

Phase Max they and suggesting detailing and the film stationally detailed the state aller tallgenette S ----. **Ben** . .

unity film); (JESA LAT ( a 1934) LESATITATES, 3 I II A 1945 ( JESA LATA ANTALAS) LESATITATES, 3 I II A 1945 ( JESA LATA ANTALAS) LESATITATES ( JESA LATA ANTALAS) JESATITATES ( JESATITATES ANTALAS) JESATITA

# 

-	•	dennen allen det sollt		
		1.000	and a state	
and the second second	4		AND A REAL	
T			and the second	
-				

at 00 -----

.

----

Service and a

28

- Label B. Label. Softwarf. 174 communications and an approximate comparison of the second s

### HP-IB Carnel

الاستين المحمد بين المحمد ا المحمد المحم 

Oppose (01) High Statisticy Propulsing Reve stress halfs, pixel <sup>18</sup> mm, 1+10<sup>-2</sup> m statisticat<sup>24</sup>, 1+10<sup>-2</sup> m (1+10<sup>-2</sup>) statisticat<sup>24</sup> million (1+10<sup>-2</sup>) statisticat<sup></sup>

# Osman 802 High Vallage Output

# 

-----

ante-et ann An 1947 ann an 1966, achar a an 1966 a 1986

### -

### -

TENTING PROVIDENT -TENTING PROVIDENT -TENTING ALMONT - ER. PC = APC - ALTINGE - ISING 8

415 Personal Series 5 -





NEW IN THIS DIAGRAM:

1. SHARP LOWPASS FILTER OR TRAP TO REJECT FREF AND/OR ITS HARMONICS.

2. DC FOR ROUGH TUNING OF VCO.

NOTE:

AS N VARIES, SO DOES THE LOOP GAIN K. THIS VARIES w<sub>n</sub>, ETC. SOME REAL WORLD PROBLEMS:

1

-

- . NOISE FROM REFERENCE SOURCE
- . NOISE FROM VCO
- . NOISE FROM AMPLIFIER
- . SPURIA FROM PHASE DET.
- . EXTRA DELAYS AND PHASE SHIFTS
- . NONLIN. VCO CHARACTERISTIC

**PROBLEM** (Synthesizer):

Design a frequency synthesizer covering the range of 10.89 to 12.5 MHz in 0.5 KHz steps. Programming is by a microprocessor. In particular, do the following:

1. Choose an appropriate synthesizer chip.

2. Is a dual-modulus prescalar desirable? If so, which chips?
 P = ?

3.Do you meet the conditions of N > A, A < P?

4. What is the range of N in your design?

- 5. Do you meet the delay requirement for the dual-modulus mode?
- 6. Choose the frequency of the reference oscillator and the  $\stackrel{\bullet}{\rightarrow}$  R
- 7. What are the values of  $K_1$ ,  $K_3$ ?

8. What would you choose K<sub>2</sub> as?

9. What **§** did you choose? (range)

10. What is  $w_n$ ,  $w_n$  (OdB crossover frequency), a, b?

11. Design the loop filter

12. How much time does it take for a change of one increment

for the freauency to be at 90% of increment?

13. What is your Hold-in Range?

14. What is your lock-in range?

15. Are acquisition aids needed? If yes, design one,

16. What is the highest spurious level at the output of the phase detector? The input to the VCO? The output of the VCO?
17. What is the power consumption of the synthesizer?

# FM DETECTION

••

Reference: J. Klapper and J. Frankle <u>PHASE-LOCKED AND FREQUENCY-FEEDBACK SYSTEMS</u> Chapter 6, Academic Press, 1972.

Dr. Jacob Klapper





8P



PLL AND ERPLL PERFORMANCE FOR ANALOG SIGNALS



. .

· · · ·

••

# LOW - THRESHOLD DESIGN

CONDITIONS : WIDE PREDETECTION FILTER

NOISE-LIKE SIGNAL ( FDM, VOICE, ETC.

NOISE AND SIGNAL STATIST. INDEPENDENT

 $\overline{\phi_e^2(t)} = \overline{\phi_{es}^2(t)} + \overline{\phi_{e\pi}^2(t)} = 0.25$  AT THRESHOLD

TO BE OBTAINED AT LOWEST CNR INPUT

USE 21 -ORDER LOOP.

 $H(S) = \frac{\frac{S}{a} + 1}{\frac{S^{2}}{Kb} + (\frac{1}{K} + \frac{1}{a})S + 1} = CLOSED - LOOP RESPONSE$ 

WE HAVE a, b,K FOR OPTIMIZATION

FOR a << K (O.K. IN PRACTICE)

WE HAVE ONLY a, bK FOR OPTIMIZATION

# PROCEDURE

$$\frac{\text{STEP 1}}{(MINIMIZE B_{\eta} \text{ FOR FIXED } Kb)}$$

$$(MINIMIZES \overline{\phi_{e_{1}}^{2}(c)} \text{ with } \overline{\phi_{e_{1}}^{2}(c)} \approx \text{CONSTANT})$$

$$\frac{\partial}{\partial} \frac{B_{\eta}}{\partial a} \text{ GIVES } a = \omega_{\eta} = \sqrt{Kb}$$

$$B_{\eta} = \frac{\omega_{\eta}}{2} \text{ AND } \xi \approx \frac{1}{2}$$

$$\therefore H(S)_{OPT} = \frac{\frac{S}{\omega_{\eta}} + 1}{(\frac{S}{\omega_{\eta}})^{2} + \frac{S}{\omega_{\eta}} + 1}$$

$$\text{GIVES SHAPE OF RESPONSE}$$

$$\frac{\text{STEP 2} : \text{ MINIMIZE } \overline{\phi_{e}^{2}(c)} = 0 \quad \text{GIVES } \overline{\phi_{e}^{2}(c)} = \frac{5}{4} \overline{\phi_{r\eta}^{2}(c)}$$

$$a = \omega_{\eta} = (20y)^{1/4} \quad \text{WHERE } y = \int_{0}^{f_{D}} \omega^{4} W_{\phi_{1}}(f) df$$
and  $B_{\eta} = (\frac{5}{16} \overline{\phi_{e}^{2}(c)} + \frac{5}{2})^{1/4}$ 

$$W_{\phi_{1}}(f) = \text{POWER SPECTRAL DENSITY OF } \phi_{i}(c)$$

WE NOW KNOW  $\omega_{n}$ , a,  $\sqrt{\kappa b}$ 

STEP 3 :



# EXAMPLE

GIVEN :

600 CHANNEL FDM/FM BASEBAND 60 KHZ - 2.54 MHZ (FLAT) RMS FREQ. DEVIATION 7.1 MHZ PEAK TO RMS 10 dB

FOR THIS CASE :



$$\dot{y} = \frac{1}{3} \omega_{\pm}^{2} (\Delta \omega_{\rm RMS})^{2} = 167 \times 10^{-27}$$

THEN

 $= 43 \times 10^{6} \text{ RAD/SEC}$   $b = 376 \times 10^{3} \text{ RAD/SEC} \left(2\pi \times 60 \text{ KH}_{2}\right)$   $\kappa = 4.9 \times 10^{9} \text{ SEC}^{-1}$   $\left(\text{CNR}_{\text{IF}}\right)_{\text{TH}} = 3.3 \text{ dB} \left(\text{SEE KLAPPER & FRANKLE}\right)$ 



Flows t. The Expt mains shane feedbar

/- . ..



# FIGURE 2. PLL WITH THE AUGEMENTED LOOP FILTER





1 , 13



(a)



Typical Open-loop Amplitude Response (asymptotic). (a) Conventional second-order, (b) ERPLD

3!



R= 1+A4X. LOOP GAIN

Typical Closed-loop Magnitude Response

DESIGN INCLUDING PREDETECTION FILTER

ASSUME

15

PREDETECTION FILTER SHARP

BANDWIDTH PER CARSON'S RULE :  $B_{IF} = 2(\Delta f + f_{b})$ 

# RULE OF THUMB

ADVANTAGE EXISTS IF  $\frac{B_{1F}}{y^{1/4}} < 5.8$ 

USE LOOP FILTER OF FORM

$$H_2(S) = \frac{\frac{S^2}{\beta} + \frac{S}{\gamma} + 1}{\frac{S}{\beta} + 1}$$

TO GET B. 7. 6. K USE COMPUTER PROGRAMS (INCLUE FEED IN AS FOLLOWS : OMEGA SEE APPEN DIX A OMEGB

DELSQ

NU = 0.25

BP

# EXAMPLE

GIVEN :

600 CHANNEL FDM/FM BASEBAND : 60 KHZ - 2.54 MHZ RMS FREQ. DEVIATION : 7.1 MHZ PEAK TO RMS = 10 dB IF BANDWIDTH = 50 MHZ

THEN

$\beta = 2.83 \times 10^{15}$	(RAD/SEC) <sup>2</sup>
$\gamma = 6.75 \times 10^7$	RAD/SEC
$b = 6.38 \times 10^{6}$	RAD/SEC
$K = 4.75 \times 10^8$	SEC-I
(CNR <sub>IF</sub> ) <sub>TH</sub> ≈ l <i>d</i> B	

(COMPARE AGAINST 3.3 dB OF EARLIER DESIGN)

DETECTION OF TONE MODULATION

LOSS OF LOCK OCCURS PRIMARILY AT PEAK OF PHASE ERROR.

$$\left| \phi_{es} \right|_{peak} \approx \frac{\Delta_{w_p} w_t}{Kb}$$

 $\Delta w_p$  = PEAK FREQ. DEVIATION:  $w_t$  = FREQ. OF TONE.

WE TREAT  $\left| \begin{array}{c} \emptyset_{es} \\ peak \end{array} \right|_{peak}$  as a "bias". Noise peaks exceeding  $\frac{1}{2} - \left| \begin{array}{c} \emptyset_{es} \\ peak \end{array} \right|_{peak}$  will cause loss of lock.

WHEN EXCEEDED WITH PROBABILITY 0.0015 THEN WE HAVE "THRESHOLD".



# AS BEFORE, $a = \sqrt{Kb}$ AND

b = LOWEST BASEBAND FREQ. (OR TO SATISFY HIR AND P IR

NOTE:  $\emptyset_e$  DUE TO OFFSETS ARE ALSO TREATED AS A "BIAS", REDUCING FROM THE AVAILABLE  $\frac{\uparrow\uparrow}{2}$  RADIANS.

# EXAMPLE:

BASEBAND = 300 - 4,000Hz, VOICE PEAK SIGNAL DEVIATION = 10KHz HOWEVER, DESIGN PLL AS IF IT WERE TO DETECT A 1KHz TEST TONE.

# SOLUTION

 $B_n = 17.7 \text{ KHz}$   $a = 2B_n = 35,400 \text{ RPS}$ 

b = 1880 RPS (LOWEST BASEBAND FREQ.)

 $K = \frac{4Bn^2}{b} = 6.6 \times 10^5$ 

# ERPLD FOR TONE DETECTION



CONSIDER TONE CAN BE ANYWHERE OVER SPECIFIED BASEBAND.

HOWEVER R CAN INCREASE B.

ĩ



17/

Ropt. = 
$$\frac{1}{2}$$
 (1 +  $\frac{\Delta w}{\rho_{p}BIF}$ ) +  $\frac{1}{2}$  [ (1 +  $\frac{\Delta w}{\rho_{p}BIF}$ )<sup>2</sup> -  $\frac{3\Delta w}{\rho_{p}BIF}$  (1 -  $\frac{1}{4\frac{9}{2}^{2}}$ )]<sup>2</sup>

TYPICALLY R == 2.

# EXAMPLE:

SEE BRUND, MOSER, AND KLAPPER, "IMPROVED FM DETECTION USING AN EXTENDED RANGE PHASE LOCK DETECTOR", 1978 NAT. TELECOMM. CONF.



PE OF C

was him.

1111

.

ł

1

:1.

Figure 14. PLL Output,  $f_m = 10$ KHz,  $\Delta f = 75$ KHz





Figure 15. PLL Output Spectrum





Frequency (Hz)

Figure 17. ERPLD Output Spectrum

# WHAT CAN GO WRONG?

PHASE SHIFTS AROUND LOOP DUE TO EXTRANEOUS POLES AND TRANSPORT DELAY (INCREASE Bn)

INSUFFICIENT POST-PLL FILTERING (REDUCES SNR)

DISTORTION (REDUCES SNR)

VCO WITH LARGE FREQ. UNCERTAINTY OR NOISY

(LARGE Ø. INCREASES THRESHOLD, REDUCES GAIN, AND INCREASES DISTORTION)

PHASE DETECTOR SATURATES

PHASE DETECTOR OTHER THAN MULTIPLIER TYPE

s vilay,

......

# EFFECT OF LIMITER

.

LIMITER INCREASES THRESHOLD ~ 1 dB.

.

AMPLITUDE VARIATIONS (OF INPUT) EFFECT Ø DET. SENSITIVITY AND (THEREBY) K.

AGC IS PREFERRED WHERE THRESHOLD IS CRITICAL.

Ø DET. SATURATING FROM INPUT SIGNAL IS EQUIVALENT TO LIMITER.

## PROBLEMS: FM Detection

I Design a PLL for minimum threshold for an FM signal having a noise-like baseband of power spectral density shown:



Give the following

1. The shape of the desirable asymptotic open loop response.

2. The values for all corner frequencies.

3. The sensitivities of the blocks in the loop

4. The closed-loop natural frequency.

The closed-loop damping factor

Answers: a=64 KRPS, b=6.3 KRPS,  $f_n=10$  KHz,  $K=6.5 \times 10^5$ , f=0.5

II. Repeat for a test tone, as follows: Baseband 300-4000 Hz Test tone frequency 1 KHz  $\Delta \omega_p = 1$ 

Answers: B<sub>n</sub>=11.4 KHz, K=275,000 b=1880

a=22,800



PROBLEM I :

b = Lowest BASEBAND FREQ. = 1880. RPS  $a = \omega_{m} (as BEFORE)$   $B_{m} = \left[\frac{10\pi \Delta \omega_{p} \omega_{T}}{\omega_{T}}\right]^{1/2} f_{e} = \left[\frac{10\pi(1)2\pi \times 10^{3}}{2\pi \times 10^{3} \times 4}\right]^{1/2} \times 4,000 = 11.2 \text{ KH}_{2}$   $K = \frac{4B_{m}^{2}}{b} = \frac{4(11.2)^{2} 10^{6}}{1880} = \frac{267 \times 10^{3} \text{ RPS}}{1880}$   $a = \omega_{m} = \sqrt{Kb} = \sqrt{267 \times 10^{3} \times 1880} = 22,400$
# APPENDIX A

### COMPUTER DESIGN PROCEDURE INCLEDING PREDETECTION FILTER

The optimization program utilizes an algorithm based upon the Powell Search Technique in conjugate directions. The algorithm is set up to search in four variable directions; one for each of the design parameters  $\beta$ ,  $\gamma$ ,  $\kappa$  and b. The main optimization program is used in conjunction with a subprogram for the particular modulation case being considered. The subprogram is basically an expression for (CNR<sub>IF</sub>)TE in terms of the closed-form solution described elsewhere. It should be noted that the subprogram is written to include all three possible cases of the closed-form solution.

In order to run the program, it is first necessary to enter the system parameters. As an example in the FDM-FM case, statements are included to fix the predetection bandwidth  $B_p$  (BP), the upper and lower baseband frequencies  $\omega_a$  (OMEGA) and  $\omega_b$  (OMEGB), the mean-square frequency deviation  $(\Delta\omega_{\rm THS})^2$  (DELSQ) and the mean-square phase error at threshold  $\nu$  (NU). In addition to these parameters it is necessary to include an initial set of parameters for  $\beta$  (BETA),  $\gamma$  (GAMMA),  $\kappa$  and b (B). This initial "first guess" at the parameters provides a starting point from which the search procedure begins. As with most optimization algorithms it may be necessary to take more than one initial starting point before the optimum can be determined. This requirement comes about because the search may enter a forbidden region (such as negative parameters) or may reach a local minimum and terminate, whereas another minimum corresponding to a better design may exist.

## APPERDIX A

## COMPUTER PROGRAM USED TO IMPLEMENT POWELL'S METHOD AND RELATED SUBPROGRAMS

Basic Optimization Prooram

ŧ

1

1	•	PROGRAM POWELL
2 C	THI	S ALGORITHM USES THE POWELL SEARCH TECHNIQUE IN CONJUGATE DIRECTIC
3		DIMENSION $X(50.4)$ , ESV(4.4), Y(50), B(5), XO(4), XI(4), XC(4), DL(4), O(4)
4		DIMENSION X3(4)
5		READ 5. N. KMAX. C. STEP. TCLX. FLN
6	5	FORMAT (213,2F5,1,2F7,4)
7	-	READ 10. $(X(1,J), J = 1, N)$
8	10	FORMAT (F10.1)
9		DO 11 IK=1.N
10		DO 11 JK=1.H
11	11	ESV(JK, IK)=0.0
12		DO 15 IK=1.N
13	15	ESV(IK, IK)=1.0
14	•-	I=]
15	20	DELTM=0.0
16		MTEST=0
17		[ = ل
18		DO 22 IK=1,N
19	22	X3(IK)=X(1,IK)
20		Y(1) = FIT(X3)
21		B(J)=Y(I)
22		PJT=B(J)
23	25	DO 30 JK=1,N
24	30	XO(JK) - X(I, JK)
25 (	C Ti	HE UNRESTRICTED SEARCH BEGINS.
26 (	C II	N THE RARE CASE WHERE TWO SUCCESSIVE FUNCT ARE EXACTLY EQUAL
27 (	C SI	EARCH IS STOPPED AND THE PROGRAM TERMINATED.
28		KR=1
29	35	DO 100 K=1, KAX
30	40	S=2.0**(K-1)*STEP
31		CO 50 IK=1,N
32	50	XO(IK)=XO(IK)+S*ESV(IK,J)
33		YT=FIT(XO)
34		IF(C*YT-C*BJT) 60,350,100
35	60	IF(K-1) 70,90,70
36	70	IF(KR=1) 73,73,110
37	73	CO 80 IK=1,N
38		$X_1(IK) = XO(IK)$
39	80X	O(IK) = XO(IK) - (S+((2.0**(K-2))*S(EP))*ESV(IK,J))
40		GO TO 110

. .

.

41 42 43	95 95	DO 95 IX=1,X X1(IX)=XO(IX) STEP=-STEP
44 45	100	KR = KR + 1
46	100	GO TO 340
. 47 48	, 110	R=3.0*((2.0**(K-2))*ABS(STEP))
49 50 51 52 53 54	120	DO 120 IK=1.N DL(IK)=0.618*(X1(IK)-XO(IK)) XO(IK)=X1(IK)-DL(IK) X1(IK)=X1(IK-0.618*DL(IK) W=FIT(X0) V=FIT(X1)
55 56		DO 180 KW4=1,1%4 DO 130 IY=1 N
57	130	DL(IK)=0.618*DL(IK)
58 59	135	IF(ABS(W-V)-0.01*TCLX) 185,135,135 IF(C*W-C*V) 160,350,140
60	140	DO 150 IK-1,N
62		X1(IK)=X0(IK)
<b>63</b> 64	150	XO(IK)=XC(IK)-DL(IK) V=W
65 66 67 68 69	160	W=FIT(XO) GO TO 180 DO 170 IK=1,N XC(IK)=XO(IK) XO(IK)=X1(IK)
.70	170	X1(IK)=XC(IK)+3L(IK)
71 72 73 74	180 185	W=V V=FIT(X1) CONTINUE J=J+I
75 76	190	$\begin{array}{c} \text{EO } 190  \text{IK=1,N} \\ \text{YO}(1K) = 0  \text{S*}(YO(1K) + Y1(1K)) \end{array}$
77 C 78 79 80	THE	FOLLOWING STATEMENTS TO 280 DETERM THE NEW SEARCH DIRECT B(J)=FIT(XO) BJT=B(J) DELT=ABS(B(J)-B(J-1))
82	200	DELTM-DELT) 200,210,210
83 84	210	MAX=J-1 KR=1
85		IF(J-N) 35,35,220
86 87 83 89	220	DO 230 IK=1,N U(IK)=XO(IK)-X(I,IK) AMPU=AMPU+U(IK)=*2
90	230	X1(IK)=2.0+X0(IK)-X(I,IK)

56		DO 232 IK=1.1
<u>\$2</u>	232	U(IK)=U(IK)/SQRT(AMPU)
93		YT=FIT(X1)
S4 .	• • •	IF(C+YT-C=E(1)) 290,290,240
95	240	A = (B(1) - 2.0 + B(N+1) + YT) + (E(1) - B(N+1) - DELTM) + 2
96		BT=0.5*DELTH*(B(1)-Y1)**2
9/	250	1F(C*A-C*Bi) 250,290,250
20	250	M = 12 (11ES1=1) 200,20,20
100	200	17 - 1
101	265	DO 270 JK = MAX N]
102		DO 270 IK=1.N
103	270	ESV(IK, JK)=ESV(IK, JK+1)
104	275	DO 230 IK=1,N
105	280	ESV(IK,N)=U(IK)
105		DELTM=0.0
107		
108		
109	200	00 700 IV=1 N
111	230	TE(ABS(XO(TK) - X(T, TK)) - TO(X) 300.310.310
112	300	CONTINUE
113	••••	EO TO 330
114	310	I=I+]
115		DO 320 IK=1,N
116	320	X(I,IK)=XO(IK)
117		IF(I-40) 20,20,500
118	330	YOPT=FIT(XO)
119	100	PRINI 331 FORMAT (NOTUTE TO THE NAME OF MORTI)
120	331	PORMAI ("UIHIS IS THE VALUE OF TOPI")
121	332	FRINT 332, TOPT FORMAT $(F22, 6)$
122	302	PRINT 333
124	333	FORMAT ('OTHESE ARE THE VALUES OF X(1),X(2)')
125		PRINT 334. (XO(IK), IK=1.N)
126	334	FORMAT (2F22.6)
127	500	PRINT 335
128	335	FORMAT ('OTHESE ARE THE BASE POINTS')
129		PRINT 336,((X(IJ,IK),IK=1,N),IK=1,I)
130	336	FORMAT (2F22.6)
131		PRINE 337
132	/دد	PUNCAL ("UTRESE ARE THE FUNCTION VALUES AT THE ERSE FUTRIS )
133	778	FORMET (F22, 6)
135	330	IF(1-40) - 400-400-390
136	390	PRINT 395
137	395	FORMAT ('OTHE SOLUTION DID NOT CONVERGE')
138		ED TO 400
139	340	PRINT 345
140	345	FORMAT ('OTHERE IS NO MAX, MIN')
141		GO TO 400
142	350	PRINT 360
143	350	FORMAT ('OTHO FUNCTION VALUES ARE EQUAL')
144 1AE	400	CONTINUE 32
143		NIDE

.....

ALL SUBARA

ţ

ł

ł

} |

. .

.

•

.

Subprogram for Generalized Second-Order PLL - FDM-FM Case 1 FUNCTION FIT(X3) 2 DIMENSION X3(4) 3 REAL K.MAGNT, INTVL, NU COMPLEX G, J, CPLX1, CPLX2, CPLX3, CPLX4, CPLX5, CPLX5, CPLX7, CPLX8 4 COMPLEX CPLX9.CPLX10,CPLX11,CPLX12 5 6 SBETA=X3(1) 7 SGAM: 4A = X3(2)8 SB = X3(3)9 SX = X3(4)BETA=SEETA=1.0E15 10 11 GAMMA=SGAMMA=1.0E7 B=SE\*1\_0E5 12 13 K=SK\*1.0E9 2PPRM=3\_142E8 14 15 2P=5.0E7 16 KU=0.25 17 CMEGA=3.770E5 18 CMEG8=1.596E7 19 DELSQ=1.990E15 APRIM=1.0/(X\*3)\*\*2 20 21 BPRIX=1\_0/K\*\*2 22 XNEWA=1\_0/(SETA\*\*2) 23 XNEWB=1.0/(GAMMA\*\*2)-2.0/SETA XNEWC=(1.0/(K\*B)=1.0/95TA)=\*2 24 XNEND=(1.0/K+1.0/GANNA)==2-2.0=(1.0/(K+3)+1.0/EETA) 25 26 XNEW]=XNEWD/(2.0\*XNEWC) 27 XNEWM=XNEW1=2 23 XNEWN=1.0/XNEWC IF (XNEWM.GT.XNEWN.AND.XNEWD.GT.O.O) GO TO 150 29 XNEW2=(-1.0)=SQRT(1.0/XNEWC-(XNEWD/(2.0=XNEWC))==2) 30 G=CMPLX(XNEW1, XNEW2) 31 32 IF(XNEWD.GE.0.0)GO TO 75 XXEW3=ATAN(XXEW2/XNEW1) 33 34 WRITE(6.50) FORMAT(1H , I3HCASE 1 REGION) 35 50 36 60 TO 80 37 75 XNEW3=ATAN(XNEW2/XNEW1)+3.1415927 kRITE(6.60) 33 FORMAT(1H , 13HCASE 2 REGION) 39 60 40 XNEX4=XNEW3/2.0 03 THETA=XREN4+3.1415927 41 MAGNT=SQRT(SQRT(1.0/XNEWC)) 42 43 XNEWS=MAGNT\*COS(THETA) 44 XNEWS=MAGNT=SIN(THETA) 45 -J=CMPLX(XNENS,XNEN6) CPLX1=1.0-XNEWB\*G-(1.0-XNEWD\*G)\*(XNEWA/XNEWC) 45 CPLX2=J=(CC)JG(G)-G)47

\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	150	CFLX3=CPLX1/CPLX2 CPLX5-CLC3(CPLX4) CPLX5-CLC3(CPLX4) CPLX5-CLC3(CPLX4) CPLX5-CLC3(CPLX5) XNEW7=REAL(CPLX5) XNEW7=REAL(CPLX5) XNEW7=REAL(CPLX5) XNEW9=1.0/(2.0*3.1415927*XNEUC) INTVL=*NEW9*XNEW9 CPLX7=((OMEGB-J)/(OMEGB+J))*((OMEGA+J)/(OMEGA-J)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) CPLX9=(DPRIM-APRIM*G)/(J*(CONJG(G)-G)) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW10=REAL(CPLX10) XNEW1=SQRT(XNEWA NEW1=SQRT(XNEWA NEW1=SQRT(XNEWA NEW2=(1.0/X1)*ATAN(3.1415927*BP/R1) YNEW2=(1.0/X1)*ATAN(3.1415927*BP/R1) YNEW2=(1.0/X1)*ATAN(3.1415927*BP/R1) YNEW2=(1.0/X1)*ATAN(3.1415927*BP/R1) YNEW2=(1.0-XNEWD*RS1)/(RS2=RS1) YNEW4=(1.0-XNEWD*RS1)/(RS2=RS1) YNEW4=(1.0-XNEWD*RS2)/(RS1=RS2) SUBT3=XNEWA*XNEW2+YNEW3 SUBT3=XNEWA*XNEW2+YNEW3 SUBT3=XNEWA*XNEW2+YNEW3 SUBT3=XNEWA*XNEW2+YNEW3 SUBT3=XNEWA*XNEW2+YNEW3 SUBT3=XNEWA*XNEW2+YNEW3 SUBT3=XNEWA*XNEW2+YNEW3 YNEW6=ATAN(CMEGA/R1) YNEW3=ATAN(CMEGB/R2) YNEW1=ATAN(
96		PHISQ=YNEW18*SUBT5
97	90	CNRTH=INTVL/(BP=(NU-PHISQ))
98		WRITE(6,100)CNRTH, BETA, GAMMA, B, K
99	100	FORMAT(1PSE16.6)
100		
101		KE I UKR Eng

DIGITAL FM DETECTION

CHARACTERISTICS OF PLL AS DIGITAL FM DETECTOR:

- 1. PLL CAN ACT AS PREDETECTION FILTER + LIMITER + DISCRIMINATOR + AFC.
- 2. INTEGRATED CIRCUIT IMPLEMENTATION.
- 3. EASILY SWITCHED FROM ONE BIT RATE TO ANOTHER.
- 4. EASILY SWITCHED FROM ANALOG TO DIGITAL RECEPTION.
- 5. ERROR RATES ABOUT THE SAME AS FOR PRED. FILTER + L-D + AFC.

AIM OF DESIGN:

MINIMUM PEAK PHASE ERROR FOR MINIMUM ERROR RATE.

CONSIDER IF LPF WERE INTEGRATOR. WHAT WOULD PHASE ERROR BE? (SPIKES) HOW ABOUT FOR A FIRST-ORDER LOOP? (DETECTED OUTPUT) THIS LEADS TO HIGHLY-DAMPED LOOP, AS OPTIMUM. (LEAST PEAK IN PHASE ERROR) - - SEE NEXT SHEET.

DATA NEEDED: BIT RATE = R, LONGEST STRING OF IDENTICAL BITS (NRZ) = N, MAX. CENTER FREQ. UNCERTAINTY =

 $\Delta$  F, TIME TO ACQUIRE STEADY-STATE = Tss, AND IN ADDITION ACCEPTABLE HOLD-IN RANGE, PULL-IN RANGE, AND PULL-IN TIME.



THE 
$$\oint_e$$
 FOR A STEP IN FREQUENCY  
AT THE INPUT, IS (BY LIN. ANALYSIS)  
 $\oint_e(t) \approx \frac{\Delta \omega_i}{K} \left[ 1 + \frac{\alpha}{K} e^{-\frac{\alpha t}{2}} - \frac{\alpha}{L} e^{-\frac{KL}{\alpha}t} \right]$   
I. TRANSIENT COMPONENT MUCH  
LARGER THAN STEADY - STATE, BY  
FACTOR  $\frac{\alpha}{L}$ .  
2. THERE ARE 2 PARTS TO TRANSIENT:  
ONE RISES RAPIDLY WITH  
 $\Gamma_r = \frac{\alpha}{KL}$ 

THE OTHER DROOPS SLOWLY WITH

Ś

$$C_d = \frac{1}{\alpha}$$

IF FREQ. IS NOT BINARY THEN  $\phi_e(\omega) = \phi_0$ .

TRANSIENTS IN  $\oint_e$  FOR HIGHLY-DAMPED SECOND-ORDER LOOP AND FREQUENCY STEP IN PUT.



**USUAL REQUIREMENTS:** 

1. RISE TIME SHOULD BE MUCH LESS

THAN A BIT LENGTH, L.C.,



2. DROOP TIME CONSTANT SHOULD BE VERY LARGE COMPARED TO THE LENGTH OF N IDENTICAL BITS,



- 3. DROOP TIME CONSTANT SHOULD PERMIT STEADY-STATE DUE TO CENTER FREQUENCY OFFSETS TO BE ACHIEVED WITHIN SPECS. TYPICALLY IT SHOULD BE SMALLER THAN TIME CONSTANT OF DC BLOCK IN POST-DETECTION CIRCUIT.
- 4. FOR SMALL STEADY-STATE PHASE ERROR, \$\omega, WE NEED



5. DURING SIGNAL DROPOUTS, LOOP IS "COASTING" WITH TIME CONSTANT 1

EXAMPLE

R=32 KB|s, N=64, D=0.7(0PT.)OFFSET  $\leq 100 \text{ KH}_2$ 

SOLUTION :

1.  $\omega_{\chi} = 2\pi R = 2\pi X 32,000 = 2 \times 10^5 RPS$ 

2. TIME SPAN FOR 64 BITS IS

$$C_N = \frac{64}{32,000} = 2 \times 10^3 \text{ sec.}$$

LET US PERMIT A DROOP OF 1%, OVER THE 64-BIT SEQUENCE, THEN

 $\hat{l}_N q = 0.01$   $\therefore q = 5 RPS$ .

3. THE TIME CONSTANT TO REACH STEADY-STATE =  $\frac{1}{a}$  = 0.2 sec. FOR \$ TO BE VERY SMALL, LET

$$\frac{\alpha}{b} = 25 \quad \therefore \quad b = 0.2 \text{ RPS}.$$

5. 
$$K = \frac{a \omega_x}{b} = 25 \times 2 \times 10^5 = 5 \times 10^6$$

6. 
$$\phi_0 = \frac{\Delta \omega_i}{K} = \frac{2\pi 10^5}{5 \times 10^6} = 0.125 \text{ rad} = 7.2^\circ$$

WE CAN NOW ALSO CALCULATE

HIR, PIR, PIT.

7. CONSIDER IMPLEMENTATION SHOWN  $R_{3}^{R_{3}}$   $R_{2}^{R_{2}}$   $R_{1}^{R_{2}}$   $R_{1}^{R_{2}}$   $R_{1}^{R_{2}}$   $R_{1}^{R_{2}}$   $R_{1}^{R_{2}}$   $R_{2}^{R_{2}}$   $R_{2}^{R_{2}}$   $R_{2}^{R_{2}}$   $R_{2}^{R_{2}}$   $R_{2}^{R_{3}}$   $R_{2}^{R_{3}}$   $R_{3}^{R_{3}}$   $R_{3}^{R_{3}}$  $R_{3$ 

### Problem on Binary FM Detection

Design a PLL for Binary FM Detection, as follows: R=4.8 KB/sec , Max. number of consecutive identical bits =32 Droop=7% , Deviation index= $\frac{2a^4}{R}=4$ Find w<sub>x</sub>, K, a, b, R<sub>2</sub>, R<sub>3</sub>, C

Answers:  $w_x = 2TIx21x10^3$ ,  $K = 4x10^6$ , a = 10, b = 0.3.

SOLUTION TO PROBLEM ON BINARY FM DETECTION  $\triangle f = 2R = 9,600. Hz$ 2.2 AW = 2.2 × 2T × 4600 = 132,700 RPS = Wx  $\hat{L}_{N} = \frac{32}{4800} = 0.0067 \text{ sec.}$ FOR A DROOP OF 7%, C, Q = 0.07  $\therefore Q = \frac{0.07}{0.0067} \approx 10. RPS$ FOR SMALL \$ LET \$= 0.3 THEN  $K = \frac{a \omega_x}{dr} = \frac{10 \times 132,700}{0.3} = \frac{4.4 \times 10^6 \text{ RPs}}{10.3}$ LET C =  $10^{-6}$  FJ, THEN  $R_2 = \frac{1}{aC} = \frac{10^6}{10} = \frac{100.K}{10}$  $R_2 + R_3 = \frac{1}{4-C} = \frac{1}{1-C} = \frac{1}{1-C} = 330 \text{ K}$  $R_{2} = 230. K$ 

## NOISE/SPURIOUS/STABILITY CONSIDERATIONS

Arnold Newton

F





Loop Filter



 $F(s) = \frac{S\tilde{c}_2 + 1}{S\tilde{c}_2}$ 





THE PREFILTER SERVES TO SUPPRESS SPURIOUS MODULATION BY THE HARMONICS OF THE REFERENCE FREQUENCY  $F_r$ . Its transfer RESPONSE  $F_1(s)$  is characterized by a bandwidth b and A group delay  $\mathcal{T}_F$ . GENERALLY, THE FOLLOWING CONDITION IS SATISFIED:



CONSEQUENTLY, WITHIN THE PLL CLOSED LOOP BANDWIDTH A DELAY IS EXPERIENCED:



## SECOND ORDER PLL SUSCEPTIBILITY TO RANDOM NOISE AND SPURIOUS COMPONENTS





Susceptibility to Moise and Spurious; Mo(w,= Zm(w) Jut of Band Contribution to no entry In Band Units Contribution source Contribution contribution wy yy wa · W KC Win  $\Theta_{R}(\omega) \stackrel{\text{Pad}^{2}}{=} M^{2} H(j\omega)^{2} \Theta_{L}(\omega) M^{2} \Theta_{R}(\omega) \left(\frac{MK}{\omega}\right)^{2} F_{i}(j\omega)^{2} O_{L}(\omega)$ Reference Noise Phase Det.  $\mathcal{T}_{nd}$  in  $\left(\frac{M}{k_{i}}\right)^{2} \left|H(j\omega)\right|^{2} \mathcal{T}_{nd} \left(\frac{M}{k_{i}}\right)^{2} \left|H(j\omega)\right|^{2} \mathcal{T}_{nd} \left(\frac{M}{k_{i}}\right)^{2} \left|H(j\omega)\right|^{2} \mathcal{T}_{nd} \left(\frac{Nk_{i}}{\omega k_{i}}\right)^{2} F_{i}(j\omega) \left|\mathcal{T}_{nd}\right|^{2}$ Noise  $\binom{NIK}{\omega, E_{1}}$   $F_{1}(j\omega_{3})$ Phase Det.  $v_{sd}$  in  $V(kF_{e}) \left(\frac{M}{k_{s}}\right)^{2} H(jy)^{2} v_{sa}^{2}$ Spurious Op Amp  $v_{ma}$  in  $\sqrt{V_{H_{p}}} \left(\frac{M}{k}\right)^{2} \left|\frac{H(i\omega)}{F(i\omega)}\right|^{2} v_{ma} \left(\frac{M}{k}\right)^{2} v_{ma}$  $\left(\frac{MK}{K}\right)^{2} \frac{\sqrt{m}}{\omega^{2}}$ Noise Control Noise  $\mathcal{T}_{ne} \text{ in } \frac{\mathcal{V}_{H_2}}{\mathcal{V}_{H_2}} \left( \frac{\mathbf{k}}{\mathbf{k}_1}^2 \frac{|\mathbf{l} - \mathbf{H}(\mathbf{j}\omega)|^2}{\omega^2} \mathcal{T}_{nic}^2 \left( \frac{\mathbf{k}}{\mathbf{k}_1} \frac{\mathbf{j}^2}{\omega_n} \mathcal{T}_{nc}^2 \left( \frac{\mathbf{k}}{\mathbf{k}_1} \frac{\mathbf{j}^2}{\omega_n} \mathcal{T}_{nc}^2 \right) \right) \right)$ VCO Jitter  $\mathcal{B}(\omega) \stackrel{\sim}{\sim} \stackrel{\mathcal{P} \to A^2}{/H_2} |I - H(j\omega)|^2 \mathcal{D}(\omega) \left(\frac{\omega}{\omega}\right)^4 \mathcal{D}(\omega)$  $\mathcal{D}_{\mu}(\omega)$ Frequency Divider  $\theta_{\cdot}$  in  $R_{at}^{2}/H_{+}$   $M^{2}/H(j\omega)^{2}\theta_{\cdot}(\omega)$   $M^{2}\theta_{1}(\omega)$  $\left(\frac{\Lambda \kappa}{\omega}\right)^2 F(j\omega) \left(\frac{2}{\rho} - \frac{1}{\omega}\right)$ Noise 瀆

## COMMON PHASE DET. TYPES

- 1. PHASE/FREQUENCY DETECTOR
- 2. SWITCHING PHASE DETECTOR
- 3. ANALOG MULTIPLIER

.

4. SAMPLE AND HOLD



Phase Detector Characteristics

huse letector Type	Vsa	κ,	K. Vsa	Spectral Characteristics	Delay Td	Phase Jitter	
Luse/Frequency Det.	1	<del>ا</del> 277	1 277	$\frac{\phi_E}{2\pi}$		(-135 to-142) dBC Typical	
vitching Det.	1	2	2_ T	4.6 -3.3 -22 - 9.8 2 F <sub>R</sub> 4 F <sub>R</sub> 6 F <sub>E</sub> 8 F <sub>IL</sub>		•	
1/2,2FR 1,FR 10pMult. Bul. Mixer	1/2	1/2	I	$-G_{i}$		۱ ۱	
mple et Held	Ideally-D Depends Aperture Etfects	<u> </u> 		De mar la reduce mange - hat la ser en et en sin freme ignerit	Tre Z	· .	
#Vsd - Level of Spurious emerging from phase detector The phase detectors are idealized. Practical devices may have Scaling factors other than shown							

• THE PHASE FREQUENCY DETECTOR OWES ITS POPULARITY TO ITS RELIABLE ACQUISITION PROPERTIES. SPURIOUS ENERGY IS DISTRIBUTED OVER A WIDE SPECTRUM, PRECLUDING THE USE OF SIMPLE TRAPS AND REQUIRING EFFI-CIENT FILTERS. PHASE JITTER CAN LIMIT ITS USE IN HIGH PERFORMANCE PHASE LOCK SOURCES AND FREQUENCY SYNTHESIZERS.

• THE SWITCHING PHASE DETECTOR PROVIDES A LOW DC OFFSET BUT GENERATES WIGH LEVELS OF SPURIOUS. IT IS SUITABLE FOR LOW-FREQUENCY NARROW BANDWIDTH APPLICATIONS.

• THE ANALOG MULTIPLIER OR EQUIVALENTLY THE BALANCED MIXER GENERATES A SPURIOUS AT TWICE THE REFERENCE FREQUENCY AND LENDS ITSELF TO THE USE OF A TRAP. THEREFORE, IT OFFERS LOW-SPURIOUS WIDE BANDWIDTH CAPABILITIES. HOWEVER, IT OFTEN RE-QUIRES ACQUISITION AID WITH ADDED COMPLEXITY.

• THE SAMPLE AND HOLD POTENTIALLY OFFERS LOWEST LEVELS OF SPURIOUS. ALTHOUGH THE INHERENT DELAY IS  $\frac{TR}{2}$ , THE NET DELAY CAN BE LOW BECAUSE OF MODEST PREFILTER REQUIREMENTS. ACQUISITION AIDS ARE REQUIRED.





. .....

Null phase error due to DC Offset.





Effect of Osc. Drive and Isolation

......



/<u>p</u>







WIINI-CIRCUIDS

4 14



# High-Figure-Of-Merit PHASE DETECTORS

**RPD SERIES** 

KODEL		FREQUENCY		Z (Ohms)	COST
RPD-1	1	1-100 MHz	1	50	\$15.95(5-24)

DESCRIPTION - These new high efficiency phase detectors offer state-of-the-art performance while still economically priced. These are the only units in the world offening a figure-of-ment greater than 125-at only \$15.95.

The figure-of-ment M or efficiency of a phase detector can be defined as the ratio of maximum DC output voltage (in mV) divided by the AF power (in dBm). The maximum OC output of the RPD-1 is 1000 mV with +7 dBm applied to the LO and RF ports. Thus, its figure-of-merit M is 143, which represents a highly efficient phase detector. For comparison, a standard phase delector offers 350 mV DC output with the same LO and RF inputs for a ligure-of-merit M of 50.

Only 0.40 incres high, the low profile RPD series of phase detectors covers a very broad frequency range from 1 to 100 MHz. Exhibiting a flat frequency response, these units are designed to operate with a 50 phm impedance at the L & R ports, and 500 onms at the I port. Output is 1000 mV (typ) and isolation is greater than 50 dB (typ).

Packaged within an RFI shielded metal enclosure and hermetically sealed header, these high performance units have their 8 pins located on a 0.2 inch grid.

High reliability is a characteristic of the RPD series. Each unit carries a one-year guarantee by Mini-Circuits.

### DIMENSIONS AND CONNECTIONS



FEATURES

Broadband, 1-100 MHz High Output, 1000mV High Figure-OI-Merit, M, 143 typical High Isolation, typically greater than 50dB Low DC Offset, 0.2 mV typical Miniature, 0.128 in. cu., 0.4 in x 0.8 PC area, 0.4 in. high High Rellability, 100% tested Low Cost, \$15.95 (5-24)

### APPLICATIONS

- Radar
- ECM Systems
- Test instruments
- Phase-lock loops

#### ABSOLUTE MAXIMUM RATINGS

- 50 mW Input Power: · Pest IF input Current 40 mA -55"C to +100"C Operating and Storage Temp.:
- Pin Temperature: (10 sec.) +260\*C

### **RPD-1 SPECIFICATIONS**

FREQUENCY RANGE: L and R ports Output ports	1-100 MHz DC-50 MHz
SCALE FACTOR	8 mV/Degree
IMPEDANCE & and R ports I cont	50 chrms 500 chrms
L and R SIGNAL LEVELS	+7 d8m
ISOLATION, L-R	40 08 നന
MAXIMUM DC OUTPUT, mV	1000 m¥ typ 750 m¥ min
DC OUTPUT POLARITY (L and R in-phase)	Neganve
DC OUTPUT OFFSET VOLTAGE	
FIGURE-OF-MERIT, M	143 Typicas



エリ

## DC GAIN CONSIDERATIONS



OPEN-LOOP FREQUENCY OFFSET DUE TO PHASE DETECTOR DC OFFSET VDC



SATURATION WILL PRODUCE HANGUPS WHEN DC OFFSET VDC IN COMBINATION WITH DC GAIN K<sub>2</sub> WILL CAUSE THE VCO TO BE DRIVEN BEYOND ITS TUNING CAPABILITY.

### PROBLEM

1. TYPICAL FOR A VCXO ARE THE FOLLOWING PARAMETERS; LINEAR FREQUENCY DEVIATION OF  $\pm$  0.1% FOR A CONTROL VOLTAGE OF  $\pm$  5v AND A LIMITING FREQUENCY DEVIATION OF  $\pm$  0.4%. FOR AN OFFSET V<sub>DC</sub> OF  $\pm$  2mV DETERMINE MAXIMUM K<sub>2</sub>.

SOLUTION:



### A COMPOUND PHASE DETECTOR FOR REDUCED SPURIOUS SUSCEPTABILITY



FROM: THE EQUIVALENCE OF INTEGRAL PLUS PROPORTIONAL



SUSCEPTABILITY TO FUNDAMENTAL







REJECTION OF FUNDAMENTAL:

 $R = \frac{4}{9}0 \log \frac{wr}{wn} + 20 \log K, - 20 \log M$
#### PROBLEM

- 2. IN THE COMPOUND PHASE DETECTOR, GIVEN T, AND T, IN THE INITIAL ACTIVE FILTER ASSOCIATED WITH K<sub>d1</sub>
  - (a) DETERMINE THE GAIN FACTOR  $\frac{R_2}{R_1}$
  - (b) ASSUME THAT fn IS 1/30 of THE REFERENCE FREQUENCY fr,  $K_1 = 0.1$  V/RAD and M = 10. DETERMINE REJECTION OF THE FR COMPONENT.

#### SOLUTION

(a) when fb  $\longrightarrow$   $\infty$   $K_{d1} \frac{T_2}{T_1} = K_{d2} \frac{R_2}{R_1}$   $\frac{R_2}{R_1} = \frac{K_{d1}}{K_{d2}} \frac{T_2}{T_1}$ (b) R = 40 log 30 + 20 log 0.1 - 20 log 10 R = 59 - 20 - 20 = 19dB OUT OF BAND SPURIOUS SUSCEPTABILITY

IN ABSENCE OF PREFILTER



OUT-OF-BAND

$$AF(t) = AK_{3} V_{sd}(t)$$

$$A = \frac{T_{2}}{T_{1}} = \frac{2?\omega_{m}}{K_{1}K_{3}} M$$

$$F(t) = 2[\omega_{m} M \frac{V_{so}(t)}{K_{1}}]$$

$$AF(t) = \int \Delta F(t) dt$$

## THE PREFILTER



## GENERAL CONDITIONS

B - NOMINAL BANDWIDTH OF PREFILTER

fn << B << F<sub>r</sub>

IN-BAND THE FILTER APPEARS AS A DELAY ELEMENT, PRODUCING EXCESS PHASE SHIFT AT BASEBAND;

f ≠....

~~~y

 $A = w_b T_f$ 





28

F

|                     | PREFILTER DE                                          | ELAY PERFORMANCI                 | <u> </u>            |                                        |
|---------------------|-------------------------------------------------------|----------------------------------|---------------------|----------------------------------------|
|                     | Required fundamental rejection-40dB number of poles-3 |                                  |                     |                                        |
| FILTER TYPE         | BANDWIDTH                                             | IN-BAND<br>DELAY, T <sub>f</sub> | DELAY<br>PEAK Tp/Tf | PULSE ATT.<br>AT 1 RAD.<br>PHASE ERROR |
| SYNCHRONOUS<br>RC   | 0.11                                                  | 2.15                             |                     | 35 dB                                  |
|                     |                                                       |                                  |                     |                                        |
| BUTTERWORTH         | 0.2                                                   | 1.43                             | 1.4                 | 30                                     |
| 0.1 dB<br>CHEBYSHE✔ | 0.25                                                  | 1.4                              | 1.7                 | 28                                     |
| 0.5.48              |                                                       |                                  |                     |                                        |
| CHEBYSHEV           | 0.29                                                  | 1.4                              | 1.7                 | 27                                     |
| 6dB<br>GAUSSIAN     | 0.17                                                  | 1.59                             |                     | 31                                     |
| 12 dB<br>GAUSSIAN   | 0.17                                                  | 1.72                             |                     | 31                                     |
| BESSEL              | 0.15                                                  | 1.75                             |                     | 32                                     |
|                     |                                                       |                                  | r.                  |                                        |

NOTES: 1. Bandwidth normalized to reference freq. Fr

.0

- 2. Delay normalized to ref. period  $\frac{1}{Fr}$
- 3. When phase error in Ø/F detector is below one RAD, the pulse amplitude attenuation increases at the rate of 20 log  $\frac{1}{\varphi_e}$

|                     | PREFILTER DELAY PERFORMANCE |                     |                     |                                        |
|---------------------|-----------------------------|---------------------|---------------------|----------------------------------------|
| FILTER TYPE         | BANDWIDTH                   | IN-BAND<br>DELAY, T | DELAY<br>PEAK Tp/Tf | PULSE ATT.<br>AT 1 RAD.<br>PHASE ERROR |
| SYNCHRONOUS<br>RC   | 0.18                        | 1.93                |                     | 30                                     |
| BUTTERWORTH         | 0.45                        | 1,37                | 1.7                 | 23                                     |
| 0.1 dB<br>СНЕВҮЅНЕ¥ | 0.59                        | 1.35                | 2.8                 | 21                                     |
| 0.5 dB<br>CHEBYSHEV | 0.63                        | 1.27                | 3.2                 | 20                                     |
| 6dB<br>GAUSSIAN     | 0.42                        | 1.45                | 1.6                 | 23.5                                   |
| 12 dB<br>GAUSSIAN   | 0.31                        | 1.43                | 1.1                 | 26                                     |
| BESSEL .            | 0.27                        | 1.58                |                     | 27                                     |
|                     | <u> </u>                    | ·                   |                     | <u> </u>                               |

NOTES: 1. Bandwidth normalized to reference freq. Fr

2. Delay normalized to ref. period  $\frac{1}{Fr}$ 

3. When phase error in  $\mathscr{G}/F$  detector is below one RAD, the pulse amplitude attenuation increases at the rate of 20 log  $\frac{1}{\mathscr{G}_e}$ 

|                     | PREFILTER DE | LAY PERFORMANC                   | <u>E</u>                     |                                        |
|---------------------|--------------|----------------------------------|------------------------------|----------------------------------------|
| FILTER TYPE         | BANDWIDTH    | IN-BAND<br>DELAY, T <sub>f</sub> | DELAY<br>DELAY<br>PEAK Tp/Tf | PULSE ATT.<br>AT 1 RAD.<br>PHASE ERROR |
| SYNCHRONOUS<br>RC   | 0.11         | 3.15                             | · ·                          | 35 dB                                  |
| BUTTERWORTH         | 0.3          | 1.98                             | 1.7                          | 27                                     |
| 0.1 dB<br>CHEBYSHE♥ | 0.42         | 1.91                             | 2.8                          | 23.5                                   |
| 0.5 dB<br>CHEBYSHEV | 0.48         | 1.75 ,                           | 3.2                          | 22                                     |
| 6dB<br>GAUSSIAN     | 0.29         | 1.57                             | 1.6                          | 27                                     |
| 12 dB<br>GAUSSIAN   | 0.22         | 1.57                             | 1.1                          | 29                                     |
| BESSEL              | 0.18         | 2.36                             |                              | 31                                     |
|                     |              |                                  |                              | <u> </u>                               |

r

,

NOTES: 1. Bandwidth normalized to reference freq. Fr 2. Delay normalized to ref. period  $\frac{1}{Fr}$ 

> 3. When phase error in Ø/F detector is below one RAD, the pulse amplitude attenuation increases at the rate of 20 log  $\frac{1}{\rho_e}$

#### CONCLUSIONS

WHEN THE FUNDAMENTAL REJECTION IS PREDETERMINED, DELAY IS LEAST WHEN:

- Typically a multipole filter is better (6-poles is better than 3-poles)
- 2. A selective filter is preferred (Chebyshev is efficient, RC and Bessel filters are inefficient).
- 3. In using selective filters, the delay peak must be considered in any particular design.
- 4. The gaussian filter appears a good compromise choice.

## LOOP DELAY, ITS SOURCES AND EFFECTS

#### SOURCES OF DELAY

- Phase detector sampling process
- Group delay in filters
- Spurious poles

ì

Joakar

1001

ź

NET DELAY T = Tr + Td + Tf + Ts

IRREDUCIABLE DELAY IS Tr

T > Tr

EFFECT ON OPEN LOOP RESPONSE:

 $E^{-ST} \bullet F(S)$ 

## SIMPLE CORRECTION

Objective: Retain closed loop response associated with 0.707 damping factor. Approximating

$$E^{-sT} \approx \frac{1}{1+s^T}$$

2nd order loop is transformed into

3rd order loop:

$$H(s) = \frac{K(s+s_2)}{Ts^3 + s^2 + Ks + Ks_2}$$
  
To retain  $\int = 0.707$   
(a) fn must be reduced  
(b)  $\int \circ$  must be increased  
Example:  $w_n \tau = 0.15$   
fn is reduced by a factor of 0.87  
 $\int$  is increased by 1.01



PROBLEM

LET EXCESS PHASE AT wn BE LIMITED TO LESS THAN 0.2 RADS.

ASSUME THAT SPURIOUS DELAY  $T = 1.5 T_r$ , such that the net delay  $T_r = T_r + T = 2.5 T_r$ , what is maximum fn?

SOLUTION:

$$fn = \frac{0.2}{2TT \times 2.5T_{r}} = 0.0127 F_{r}$$





Bode interpretation of delay of



.



## OPERATIONAL AMPLIFIER NOISE SUSCEPTIBILITY

## CONTRIBUTION TO VCO NOISE

In-band:

--:

:

$$\left(\frac{M}{K_1}\right)^2 \sqrt{na^2}$$

Out-of-band:  $\left(\frac{MK}{K_1}\right)^2 = \frac{V - ha^2}{W_b^2}$ 





7-5





- 1 - 1

MUNEN CO



STATE-OF-THE-ART in 10MHz

64377

CRYSTAL OSCILLATOR REFERENCE Ref. noise is ultimate limit. Add 40dB to **g**et with respect to 1GHz. HP now has better reference. K FULLING

I CIT REAL DRAWE BANG



\_\_\_\_

## PROBLEM:

The following characteristics are typical for phase lock components:

| ECL DIVIDER:              | - 155 dBC/Hz                                  |
|---------------------------|-----------------------------------------------|
| TTL DIVIDER:              | - 170 dBC/Hz                                  |
| Phase/Frequency DETECTOR: | - 130 to -146 dBC/Hz                          |
|                           | Assume -130 dBC/Hz                            |
| 10 MHz CRYSTAL REFERENCE: | - 155 dBC/Hz and a corner frequency of 500 Hz |

The VCO operates at 1GHz and its spectral characteristics are as follows:

| <u>OFFSET FROM CARRIER</u> | <u>dBC/Hz</u>   |
|----------------------------|-----------------|
| 100 Hz                     | -46             |
| 300 Hz                     | -60             |
| 1 KHz                      | <del>-</del> 80 |
| 3 KHz                      | <del>-</del> 90 |
| 10 KHz                     | -100            |

GIVEN A DIVISION OF + 100

#### DETERMINE

- a Optimum fn
- b Net Spectral Noise Density
- c Sketch Resultant Spectral Noise Density
- d Estimate Net Integrated Phase Jitter in degrees

#### SOLUTION

The circuit noise is dominated by the phase / frequency detector contribution which translates to -90 dBC/Hz at 1GHz.

- a. From the intersection in the graph, the optimum fn is approximately 3KHz.
- b. The net spectral density rises to -87dBC/Hz
- d. On the basis of -87dBC/Hz and a 3KHz bandwidth. The variance is:  $2 \times 10^{-8.7} \times 3000 \text{ RAD}^2 = 1.2 \times 10^{-5} \text{RAD}^2$ The net phase jutter B = 3.5 m Rd = 0.2



# References

with a

1 Strike Station and an

| 1.  | Gardner, F. M.: Phaselock Techniques, John Wiley, 2nd Ed.                                                       |
|-----|-----------------------------------------------------------------------------------------------------------------|
| 2.  | Klapper, J., Frankle, J.: Phase Locked and Frequency Feedback<br>Systems, Academic Press, 1972.                 |
| 3.  | Blanchard, A.: Phase-Locked Loops, John Wiley, 1976.                                                            |
| 4.  | Gardner, F. M.: Phaselock Up To Date, Seminar, Oct. 1979                                                        |
| 5.  | Kurz, S. R.: Zero in on Mixer Phase Errors, Microwaves, Jan. 1979.                                              |
| 6.  | Kurz, S. R.: Specifying Mixers as Phase Detectors, Microwaves,<br>Jan. 1979.                                    |
| 7.  | Zverev, A. I.: Handbook of Filter Synthesis, John Wiley, 1967.                                                  |
| 8.  | Wetenkamp, S.: Combatting Phaselock Loop Transport Lag,<br>MSN, March 1979.                                     |
| 9   | Hutchinson, B.H.: Contemporary Frequency Synthesis Techniques,<br>Lincoln Labs MIT Report, March 1972.          |
| 10. | Altenbach, R. K.: Notes on FM Distortion in VCO, GR Experimenter,<br>Sept. 1969.                                |
| 11. | Pelchat, G. M., et al.: Distortion in Vericap FM Oscillators,<br>IEEE Transactions on Communication, Feb. 1969. |
| 12. | Noble, F. W.: Inductor Ups Crystal Bandwidth 2%, Electronic Design, March 1967.                                 |
| 13. | Noble, F. W.: Need an Adjustable Crystal Oscillator?,<br>Electronic Design, March 1967.                         |
| 14, | Designing Around Tuning Diode Inductance, Motorola Note #249.                                                   |
| 15. | Tuning Diode Design Techniques, Mororola Nore #554.                                                             |
| 16. | Niehenke, E. C., Hess, R. D.: A Microstrip Low Noise VCO,<br>TEEE Transactions PGMTT, Dec. 1979.                |
|     |                                                                                                                 |

#### References, Cont.

- 17. Leeson, D.B.: A Simple Model of Oscillator Noise, IEEE Proc., Feb. 1966.
- Kurakawa, K.: Injection Locking of Microwave Solid State Oscillator, IEEE Proc., Oct. 1973.
- 19. Scherer, D.: Low Noise Design, Microwaves, April/May 1979.
- 20. Alley, G. D.: An Ultra Low Noise Microwave Synthesizer, IEEE, MIT, Dec. 1979.
- 21. Payne, J.B.: Synthesizer Designs Depend on Satcom, Microwaves, March 1980.
- 22. Winchell, D.: Single Loop Synthesizer, Microwaves, March 1980,
- 23. Telewski, F.: Delay Lines Give RF Generator Spectral Purity, Electronics, Aug. 28, 1980.
- 24. Ecnn. W.: Frequency Synthesis by Phaselock, John Wiley, 1980,