TW&T&bT5( T VT&Arial5( T VT&Arial5( T ZT ZT bZT bZT ZT ZT ZT  i\TkTkT} kT~ kTfTeTw1$oTPTgTt=/8=/8d#T=/8d&%PLL Loop Filter DesignK(vco) MHz/Volt[T I@C212 nFH8n@                     #   (VCO gain)K(PD) mA[T @C213 nF%AmI@   Phase detector gainF(out) MHz[T p@R208 ohms,w31W%@     Output frequency F(comp) MHz[T  V@ R209 ohms % L@p5@    Comparison Frequency Fc KHz[T @C216 nF:@-8@  Loop bandwidthp degrees [T F@N @  Phase margin Loop Multiplication ratioATTEN dB[T $@wc radians  9]L@ &  "Reference atten by 2nd pole!Loop cutoff freq (radians)Locktime tolerance Hz[T j@"T1 Intermediate calculationE2 $>5 & h (  & h )   Step start MHz[T 0@"T2 Intermediate calculation. %$?    Step stop MHz[T @"T3 Intermediate calculation9XM͡>)    #&      Damping factor~ T ?n   ?              # #Natural Freq Hz`#1ʔ@P߿     ߿        #&Locktime usecW&P t@G      # %